UltraSoC selected by Andes for RISC-V development with trace and debug

1 min read

Andes Technology, a leading CPU IP supplier, has adopted UltraSoC’s advanced embedded analytics technology for use in its AndesCore range of RISC-V processors.

Andes said that it would look to leverage UltraSoC’s unique intellectual property (IP) offering, including the industry’s only commercial RISC-V processor trace solution, to accelerate development and enhance debugging of embedded products for sophisticated applications including Artificial Intelligence (AI), computer vision, network controllers and storage.

UltraSoC is currently the only company offering a commercial RISC-V development environment, with SoC analytics, processor trace and other options. UltraSoC developed processor trace for RISC-V in 2017, and shortly afterwards offered its trace specification for use by the RISC-V Foundation as part of its standardisation effort.

The company said that it remains fully committed to supporting the RISC-V Foundation standard run-control/debug and the proposed processor trace format, in line with its wider strategy of providing integrated debug and development solutions for any processor architecture.

Andes’ cores are based on the high-performance AndeStar V5 32-bit and 64-bit architectures. The partnership with UltraSoC allows customers for Andes V5 N25 and NX25 processors to have advanced embedded analytics capabilities integrated as an option.

Customers using Andes’ high-performance 32 and 64-bit processor cores gain access to UltraSoC’s SoC analytics and debug IP in addition to RISC-V processor trace, which together give designers full visibility not only of the performance of the core but into the operation of the entire system.

Andes has adopted RISC-V for its fifth generation processor architecture, the AndeStar V5, and launched two high-end processor cores in its AndesCore family of configurable processor IP: the 32-bit N25 and the 64-bit NX25.

Both are RISC-V based and deliver in excess of 3.4 CoreMark/MHz, with gate counts as small as 30K (N25) and 50K (NX25), and a maximum clock rate of 1.1 GHz when using TSMC’s 28nm HPC process. The N25 and NX25 are suitable for high-speed control tasks.

Commenting Rupert Baines, CEO of UltraSoC said: “We are delighted to be working with Andes on its innovative processor cores for RISC-V, and collaborating with mutual customers on implementations which utilize the power of its leading V5 AndeStar architecture and enable designers full access to the system with the support of UltraSoC’s SoC analytics and debug IP, and processor trace."