Cadence Verification Suite enabled on Arm-based HPC datacentres

1 min read

Cadence Design Systems has announced that the Cadence Verification Suite is now enabled for Arm-based high-performance computing (HPC) server environments.

Through an industry ecosystem collaboration, software tools in the Cadence Verification Suite, including Xcelium Parallel Logic Simulation, run on the Hewlett Packard Enterprise (HPE) Apollo 70 System, which is built using the Marvell ThunderX2processor based on the Armv8-A architecture.

Accoridng to Cadence, the collaboration provides customers with a compute option that HPE indicates can be up to 19% more cost effective than other HPE industry-standard servers, enabling a new level of flexibility to make tradeoff decisions pertaining to internal project priorities, user license allocation, unlicensed task execution and time to project completion.

As part of the Cadence System Design Enablement strategy, the Cadence Verification Suite technologies supports execution of verification tasks on the HPE Apollo 70 System, including high-throughput regressions and scalable multi-core utilisation for long-runtime simulations. The Cadence Verification Suite for Arm-based servers now includes the Xcelium Parallel Logic Simulation Platform, JasperGold Formal Verification Platform, vManager Metric-Driven Signoff Platform, Indago Debug Platform and the Verification IP catalog. These products are licensed using Flexera’s software monetisation platform through a collaboration that enabled it for Arm-based servers. By deploying Apollo HPE 70 Systems with the Cadence Verification Suite, customers across various industries such as mobile, artificial intelligence (AI), automotive, aerospace and defense, industrial and IoT sensor markets can further optimise semiconductor verification.

“Chip designers are facedwith intense verification pressures such as shorter product design cycles, increasing complexity, added quality requirements and continuous cost reduction,”said Paul Cunningham, corporate vice president and general manager of the System & Verification Group at Cadence. “These challenges are driving continuous datacenter innovation, and together with HPE, Marvell and Arm, we are enabling our customers to choose from an expanded portfolio of high-capacity datacenters when using our verification solutions.”

To learn more about the ecosystem solution, please see the white paper titled, “Delivering Superior Verification Capacity for EDA Workloads,” here.