Cadence broadens cooperation wih Arm

1 min read

Cadence Design Systems has broadened its long-standing collaboration with Arm to advance the development of mobile devices based on the Arm Cortex -A78 and Cortex-X1 CPUs.

In supporting Cortex-A78 and Cortex-X1 adoption, Cadence is delivering a comprehensive, digital full flow Rapid Adoption Kit (RAK) that will help customers optimise power, performance, and area (PPA) and boost overall productivity. In addition, the Cadence Verification Suite and its engines have been optimised for the creation of Cortex-A78 and Cortex-X1 CPU-based designs, providing engineers with enhanced verification throughput.

The Cadence digital full flow RAK supports both 7nm and 5nm foundry process nodes and includes the Genus Synthesis Solution, Innovus Implementation System, Quantus Extraction Solution, Tempus Timing Signoff and ECO Solution, and the Voltus IC Power Integrity Solution.

Some of the key features incorporated into the digital full flow include:
  • Cadence iSpatial technology which unifies the Genus Synthesis Solution and Innovus Implementation System to deliver better PPA and faster design closure
  • RTL-to-signoff activity vector-driven power optimisation that enables designers to achieve lower power for critical workloads
  • Simultaneous power-integrity and timing signoff closure using Cadence’s data model integrates implementation, timing signoff and IR drop signoff engines, which is essential for designing on 5nm and 7nm advanced-process nodes

The combination of the Cadence Verification Suite and its engines have also been tuned and used to support Arm Cortex-A78 and Cortex-X1 CPU-based designs and augment verification throughput. The Cortex-A78 and Cortex-X1 CPU-optimised suite includes the Cadence Xcelium Logic Simulation Platform, Palladium Z1 Enterprise Emulation Platform, JasperGold Formal Verification Platform and vManager Planning and Metrics and Cadence Arm AMBA VIP, including ACE and CHI-D CIP and the Perspec System Verifier Arm library.

Some of the key technologies supporting Cortex-A78 and Cortex-X1 development are the JasperGold Formal Property Verification (FPV) and Sequential Equivalence Checking (SEC) Apps, which have been used in lock-step verification, checking across multiple cores for deterministic results. Furthermore, the Verification Suite’s dynamic engines have been used by mutual customers for verification and early software development.

“Through our continued collaboration with Cadence, we’re enabling our customers to achieve more performance, efficiency, scalability, and ultimately, mobile product differentiation,” said Paul Williamson, vice president and general manager, Client Line of Business, Arm. “The Cadence digital full flow RAK and Verification Suite and engines provide customers with the foundation they need to develop next-generation mobile products with our Cortex-A78 and Cortex-X1 CPUs, which will enable our partners to transform smartphone experiences in the 5G era.”