Cadence design flows achieve certification for TSMC’s N4P and N3E processes

2 mins read

Cadence Design Systems has announced that TSMC has certified its digital and custom/analogue design flows for the latest TSMC N4P and N3E processes in support of the new Design Rule Manual (DRM) and FINFLEX technology.

The companies have also delivered the corresponding N4P and N3E process design kits (PDKs) to accelerate advanced-node mobile, AI and hyperscale computing design innovation.

Cadence said that customers have already started using the latest TSMC process technologies and certified Cadence flows.

The Cadence and TSMC R&D teams have worked together closely to ensure the digital flow met TSMC’s advanced N4P and N3E certification requirements.

Cadence’s complete RTL-to-GDS flow includes the Innovus Implementation System, Quantus Extraction Solution, Quantus FS solution, Tempus Timing Signoff Solution and ECO option, Pegasus Verification System, Liberate Characterization Solution, Voltus IC Power Integrity Solution and Voltus-Fi Custom Power Integrity Solution.

The Cadence Genus Synthesis Solution and predictive iSpatial technology are also enabled for the TSMC N4P and N3E process technologies.

The digital full flow offers several key capabilities that will support the TSMC N4P and N3E process technologies. This includes native mixed-height cell row optimisation from synthesis to signoff engineering change orders (ECOs) for optimal PPA; standard-cell row-based placement; implementation results that are well-correlated to signoff for faster design closure; enhanced via pillar support for better design performance; large libraries containing many multi-height, voltage threshold (VT) and drive-strength cells; timing robustness cell characterization and analysis; reliability modeling using aging-aware STA; and CCSP model enhancements providing improved accuracy and simplified characterization for analysis via the Voltus IC Power Integrity Solution.

The Cadence Virtuoso Design Platform, which includes the Virtuoso Schematic Editor, Virtuoso ADE Product Suite and Virtuoso Layout Suite and the Spectre Simulation Platform, which includes Spectre X Simulator, Spectre Accelerated Parallel Simulator (APS), Spectre eXtensive Partitioning Simulator (XPS) and the Spectre RF Option, have been certified for the TSMC N4P and N3E processes.

The Virtuoso Design Platform provides a tight integration with the Innovus Implementation System, which augments the implementation methodology of mixed-signal designs via a common database.

The custom design reference flow (CDRF) has also been enhanced to support the latest N4P and N3E process technologies. The Virtuoso Schematic Editor, the Virtuoso ADE Suite and the integrated Spectre X Simulator help customers effectively manage corner simulations, statistical analyses, design centring and circuit optimization.

The Virtuoso Layout Suite has been tuned for efficient layout implementation, leveraging a row-based implementation methodology with placement, routing, fill and dummy insertion features; enhanced analogue migration and layout reuse functionality; integrated parasitic extraction and EM-IR checks; and integrated physical verification capabilities.

“By continuing to work closely with Cadence, we’re ensuring that customers can use our most advanced N4P and N3E technologies and the certified Cadence digital and custom/analogue flows with confidence,” said Dan Kochpatcharin, head of the Design Infrastructure Management Division at TSMC. “This joint effort combining TSMC’s technology advancements with Cadence’s leading design solutions helps our mutual customers meet the stringent power and performance requirements and quickly launch their next-generation silicon innovations to market.”