Renesas expands RISC-V embedded processing portfolio

2 mins read

Renesas Electronics has extended its RISC-V portfolio with the first RISC-V MCU designed for voice-controlled HMI (human-machine interface) systems.

The R9A06G150 32-bit ASSP, developed in collaboration with RISC-V ecosystem partners, provides a production-ready voice-control system solution that has eliminated the need for RISC-V tools and upfront software investment.

Targeting residential and commercial building automation, home appliances, toys and healthcare devices, the ASSP supports multiple languages and user-defined keywords for voice-recognition operations. The foundation of a turnkey voice-control solution, it is pre-programmed using specialised application code developed by independent design houses.

The introduction reinforces Renesas’ position in the emerging market for the open-source RISC-V ISA (instruction set architecture) and follows introductions last year of a 32-bit motor-control ASSP and 64-bit general-purpose RZ/Five MPUs based on a 64-bit RISC-V CPU.

“Renesas continues to broaden our RISC-V MCU/MPU offering, in this case by delivering designers an innovative voice-command HMI with pre-developed software that shortens development time and time to market,” said Roger Wendelken, Senior Vice President in Renesas’ IoT and Infrastructure Business Unit. “Through close collaboration with the RISC-V partner ecosystem, this flexible, scalable ASSP solution allows customers interested in voice control to support different application classes on the same MCU hardware platform.”

The R9A06G150 is based on RISC-V processing IP from Andes Technology, which incorporated its AndesCore D25F CPU core based on the AndeStar V5 architecture.

Commenting Frankwell Lin, Andes’ Chairman and CEO, said, “The 32-bit AndesCore D25F was engineered to deliver high per-MHz performance in a small silicon footprint. Major mixed-signal ASSP developers such as Renesas can therefore concentrate on their core engineering innovation and outsource non-critical elements of their design to CPU core suppliers such as Andes.”

Renesas will deliver the first RISC-V voice-control ASSP pre-programmed with dedicated application code developed by the independent design house, Cyberon, an expert in voice-recognition technology, and Orbstar, a systems integrator specialising in embedded solutions.

As with previous motor control ASSPs, SEGGER Microcontroller is providing support for the voice-control ASSP with its complete ecosystem, including Embedded Studio and J-Link.

Key features include:

  • 100MHz CPU with DSP instructions, floating-point extension and cost-optimized specification
  • Specialized audio PDM & SSI I/F for seamless connection to microphones and codecs
  • Compatible with low-cost analogue microphones and outputs
  • Low power consumption helps end products to save energy for a greener environment through optimal mix of lowest active current, reduced standby current, background operation, SRAM power-off choices, fast wakeup, low power timers
  • Controlled by external host I/F via SCI/Uart, SPI, I3C or I2C
  • Small package support for cost and integration effectiveness (QFN 48, 32, 24)
  • 256K programme flash, 128K RAM, 16KB data flash
  • QSPI interface for easy memory expansion
  • Complete reference kit: hardware, software, tools, hardware/software datasheets, GUI manual, app notes