CHIP Alliance announces enhanced SweRV cores

1 min read

The CHIPS Alliance, a consortium advancing common and open hardware for interfaces, processors and systems, has unveiled new enhancements to the SweRV Core EH2 and SweRV Core EL2

These cores were developed for the open-source community by Western Digital.

Since the introduction of the cores earlier this year, the CHIPS Alliance has worked with its community to validate them through an open and rigorous process, as well as incorporating a variety of new updates.

The SweRV Core EH2 is the world’s first dual-threaded, commercial, embedded RISC-V core, and has been designed for embedded devices supporting data-intensive edge, artificial intelligence (AI) and Internet of Things (IoT) applications. SweRV Core EL2 is an ultra-small, ultra-low-power RISC-V core which has been optimised for applications such as state-machine sequencers and waveform generators. The newly updated cores are now available to everyone for free.

CHIPS Alliance will host an online event to discuss the SweRV Core EH2 and EL2, along with the available software support and solutions for programmers on May 20, 2020 at 5:30 p.m. PT. The event will feature talks from representatives of Antmicro, CHIPS Alliance, Codasip, Metrics and Western Digital.

“Our work to help bring the newly enhanced SweRV Core EL2 and EH2 to the open hardware community demonstrates key progress towards our goal of accelerating RISC-V innovation. We’ve already seen significant industry interest in the SweRV Core EH1 and are pleased to offer two compelling additional options to engineers designing IoT, consumer, mobile and other embedded applications,” said Dr. Zvonimir Bandić, Chairman, CHIPS Alliance.