Rambus announces comprehensive PCI Express 5.0 interface solution

1 min read

Silicon IP and chip provider Rambus has announced it now offers a comprehensive and optimised interface solution designed for PCI Express (PCIe) 5.0.

The solution includes backward compatibility to PCIe 4.0, 3.0 and 2.0; as well as both PHY and digital controller for easy SoC integration and faster time to market. With the PHY designed for an advanced 7nm process node, the integrated solution offers power, performance and area.

“Our high-speed SerDes and memory interface solutions make possible amazing advancements in performance-intensive applications in AI, data center, HPC, storage and networking,” said Hemant Dhulla, vice president and general manager of IP cores at Rambus. “Now we’ve added PCIe 5 to our industry-leading portfolio of high-speed interface solutions giving chip makers another tool to unleash the power of their designs.”

In addition to the state-of-the-art PHY, the Rambus PCIe 5.0 solution includes a high-performance, digital controller core from recently acquired Northwest Logic. The Rambus PHY and controller are offered as a fully validated and integrated solution, or they can be licensed separately and used with third-party solutions.