Enhanced constraints flow

Libero SoC v11.7 increases security, usability and efficiency for FPGA designs