Wafer on wafer stacking

Cadence prototypes first IP interface in silicon for preliminary version of DDR5 standard being developed in JEDEC