comment on this article

ThreadX RTOS makes multicore development easier

Express Logic, a specialist in royalty-free rtos has announced the availability of its ThreadX rtos for the MIPS32 1004K coherent processing system (CPS).

Working with MIPS Technologies, Express Logic has developed ThreadX/SMP, an enhanced version of ThreadX designed to provide synchronous multicore support that preserves real-time responsiveness called 'Real Time SMP.'

According to Express Logic, ThreadX/SMP enables developers to take advantage of the significant performance boost of sharing the processing load over the multiple processor cores of the 1004K CPS while maintaining the real time responsiveness critical to embedded applications. Licensees of the 1004K CPS can now access the development and run-time solution for performance-intensive designs.

ThreadX/SMP is based on Express Logic's ThreadX RTOS, a small embedded OS designed to minimise system overhead and provide fast real time response. It is said to have a 10KB footprint and sub-microsecond interrupt response and context switch. Express Logic says ThreadX/SMP is suitable for demanding real-time applications where high efficiency and high performance are needed.

MIPS Technologies' 1004K CPS offers up to four processors, each with one or two virtual processor execution units (VPEs), and a unified shared memory accessible by all processors.

Express Logic uses this shared memory to design a symmetric multiprocessor version of the ThreadX RTOS that runs concurrently on all processors from a single copy in shared memory. Application processing is automatically distributed across the processors as processing demands dictate, so the developer does not need to be concerned with managing multiple processors.

Express Logic says that ThreadX/SMP achieves a high degree of ease-of-use by enabling multicore applications to be developed without needing to know the details of the 1004K architecture. ThreadX/SMP allocates and manages hardware resources to maximise application thread efficiency. It transparently maps application threads to individual cores within the 1004K CPS, providing automatic load balancing.

Chris Shaw

Comment on this article

This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Protected spaces

Embedded systems developers are looking to container technology to try and ...

Change based testing

A major cause of software bugs is inefficient and incomplete testing. This ...

PAVE360 for AV

System-of-systems is a collection of systems, each with a specific function ...

The changing face

A year of seismic social and political change 1968 saw anti-Vietnam war ...

Life without GitHub?

The software development platform and code sharing repository GitHub celebrates ...

A prolific inventor

Polish software engineer Marta Karczewicz, who has been shortlisted for the ...

Teach them to fish

Last year was dubbed the “worst ever” by the Online Trust Alliance for data ...