comment on this article

Metasimulator runs 100 times faster than Monte Carlo analyses

The High Sigma Monte Carlo (HSMC) metasimulator from Solido Design Automation is said to provide accurate, scalable and verifiable analysis and design solutions for memory chips. The developer adds the package is at least 100 times faster than Monte Carlo analyses.

HSMC provides rapid analysis of the yield and performance trade offs for memory design. Achieving high-sigma memory verification in thousands, rather than millions or billions, of simulations, it analyses the Monte Carlo samples, then focuses its SPICE simulation resources either to find rare failures or to validate the target yield. According to Solido, an HSMC run using 5bn Monte Carlo samples run can take as little as 15 minutes.
HSMC interfaces to all leading SPICE simulators and runs at the command line, while supporting parallelisation to many cores and/or machines. It analyses design sensitivities to variation, presenting design opportunities to shrink memory area, power and improve performance, as well as providing integrated results verification.

Graham Pitcher

Comment on this article

This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

LoRa-compatible SoC

STMicroelectronics has expanded the availability of its STM32WL long-range ...

Complete audio system

Analog Devices (ADI) has introduced a full audio system that features the SHARC ...

By any other name...

In the mid 1990s, when programmable logic devices – the forebears of today's ...