comment on this article

High speed board layout challenges in fpga/sdi subsystems

This white paper from National Semiconductor outlines the layout challenges facing hardware engineers when working in fpga/sdi subsystems and provides recommendations for dealing with these challenges.

Author
Tsun-Kit Chin, applications engineer, National Semiconductor

Related Downloads
20849\National Semiconductor_Technology Edge.pdf

Comment on this article


This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

TriLite raises €8m

TriLite, a developer of projection displays, has announced that it has raised ...

Transceiver family

Renesas has introduced the RAA78815x family of 5V differential RS-485/422 ...

Tech trends

Last year was a busy one for technology and 2018 is unlikely to be any ...

Broadband upgrade

BT has made an offer to the government to spend £600million to deliver 10Mbps ...

Improving cancer care

Mirada Medical’s imaging technology is helping to accelerate cancer care by ...

Building resilience

James Woodhead talks to New Electronics about the need to build greater ...