comment on this article

Speed up and de-stress your FPGA integrations

Incorporating FPGAs into PCBs designs can be one of the most challenging areas of PCB design.
It is technically complex and involves continuous communication between the FPGA designer and design and PCB/layout designer. Zuken's Graphical Pin Manager (GPM) helps design teams communicate intelligently through its effective FPGA/PCB co-design environment.

As part of Zuken's CR-8000 engineering solution, GPM enables design teams to communicate I/O and constraint information for FPGAs or other high pin-count devices, at any time, using Design Gateway and Design Force. This means programmable devices can be developed in parallel to the PCB design, and are ready to meet project delivery and production schedules.

GPM provides support for the latest devices offered by FPGA vendors, such as Xilinx, Altera, Lattice, and Microsemi.

Take a look at our blog post "Implementing FPGAs within PCBs through Intelligent Communication" that discusses some of the issues and solutions in this area, as well as the future of FPGAs.

Author
Zuken

Comment on this article


This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles