25 May 2011 Wafer pruning set to improve chip manufacturing yields Puneet Gupta, professor of electrical engineering, UCLA Looking to improve semiconductor manufacturing yields, Semiconductor Research Corporation and researchers from University of California, Los Angeles have developed a method of monitoring semiconductor wafers that may lead to less expensive chips with higher performance. The method – called wafer pruning – performs wafer tests earlier in the manufacturing process, rather than after chip packaging. By using process monitors on wafer lines tested after the initial manufacturing steps, manufacturers can evaluate die performance earlier and estimate wafer yield. "The notion of design assisted manufacturing is a big change from the way things are done currently," said Puneet Gupta, pictured, professor of electrical engineering at UCLA. "Our research provides a way to not waste resources in producing silicon wafers that will eventually lose money because chips on them are not good enough for production. We believe that the cost reductions from this and other design-assisted manufacturing methods that we are investigating could easily be as much as one full technology node." The researchers are currently fine tuning the approach, which includes a 45nm silicon prototype. For more on fault tolerant design and the drive to improve yields, click here. Author Graham Pitcher Comment on this article Websites http://www.engineer.ucla.edu/http://www.src.org This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team. What you think about this article: Add your comments Name Email Comments Your comments/feedback may be edited prior to publishing. Not all entries will be published. Please view our Terms and Conditions before leaving a comment.
25 May 2011 Wafer pruning set to improve chip manufacturing yields Puneet Gupta, professor of electrical engineering, UCLA Looking to improve semiconductor manufacturing yields, Semiconductor Research Corporation and researchers from University of California, Los Angeles have developed a method of monitoring semiconductor wafers that may lead to less expensive chips with higher performance. The method – called wafer pruning – performs wafer tests earlier in the manufacturing process, rather than after chip packaging. By using process monitors on wafer lines tested after the initial manufacturing steps, manufacturers can evaluate die performance earlier and estimate wafer yield. "The notion of design assisted manufacturing is a big change from the way things are done currently," said Puneet Gupta, pictured, professor of electrical engineering at UCLA. "Our research provides a way to not waste resources in producing silicon wafers that will eventually lose money because chips on them are not good enough for production. We believe that the cost reductions from this and other design-assisted manufacturing methods that we are investigating could easily be as much as one full technology node." The researchers are currently fine tuning the approach, which includes a 45nm silicon prototype. For more on fault tolerant design and the drive to improve yields, click here. Author Graham Pitcher Comment on this article Websites http://www.engineer.ucla.edu/http://www.src.org This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team. What you think about this article: Add your comments Name Email Comments Your comments/feedback may be edited prior to publishing. Not all entries will be published. Please view our Terms and Conditions before leaving a comment.
Imagination launches IMG Labs Imagination Technologies is launching a new specialist division - IMG Labs - ...
Physics collaboration A leading academic team from Heriot-Watt University is partnering with ASML, a ...
SiGe BiCMOS collaboration X-FAB Silicon Foundries and IHP, the Leibniz Institute for High Performance ...
What does the future hold? The integration of graphene into the semiconductor industry requires a deep ...
A question of scale Is Moore's Law dead, dying or in rude health? It depends who you ask. In turn, ...
Altium's Innovation Station An introduction to the Altium Innovation Station. It includes an overview of ...
UF3C FAST series extended UnitedSiC, a manufacturer of silicon carbide (SiC) power semiconductors, has ...
Sensor helps visually impaired A wearable device, which uses real-time 3D, has been developed to help the ...
Industrial grade liquid switch The Optomax Industrial series, launched by SST Sensing, is said to provide ...
Self-destructing electronics Researchers at Iowa State University have created transient electronics that ...
MEMS switch for 'true 4G' General Electric has created a 3GHz RF MEMS switch that can handle up to 5kW of ...
Smart fabrics developed at NPL NPL has developed a new method to produce conductive textiles. The technique ...
Digital consciousness Would you consider uploading your brain to the cloud if it meant you could ...
Tomorrow's healthcare With robotics and AI affecting many sectors, what impact could they have on ...
Doped organic semi research Organic semiconductors enable the fabrication of large-scale printed and ...
Nathan Hill, director, NGI Research into graphene won Andre Geim and Kostya Novoselov the Nobel prize in ...