comment on this article

Cadence unveils latest AWR Design Environment platform

Cadence Design Systems has unveiled the AWR Design Environment Version 16 (V16) which offers cross-platform interoperability to support RF to mmWave intellectual property (RF IP) integration.

It is intended for heterogeneous technology development across the Cadence Virtuoso design platform as well as the Allegro PCB and IC package design platforms.

The V16 release has introduced seamless integration with the Clarity 3D Solver and Celsius Thermal Solver, delivering unlimited capacity for electrothermal performance analysis of large-scale and complex RF systems. The AWR Design Environment, including Microwave Office circuit design software, helps customers to design 5G wireless and connected systems more efficiently for automotive, radar systems, and semiconductor technologies. According to Cadence, platform and solver integration in the V16 release provides up to a 50% reduction in turnaround time (TAT) compared to competing workflows.

“To win today in the highly competitive 5G/wireless markets, customers are demanding solutions that enable complete and comprehensive RF workflows that don’t just start and stop at the chip but extend to the entire system,” said Vinod Kariat, corporate vice president of research and development at Cadence. “The RF workflow innovations enabled by the AWR Design Environment V16 release start with a foundational advance in the way design data and software IP are now shared and seamlessly transferred across products. Under the overarching Cadence umbrella, the level of RF integration being introduced with this release is truly an advancement for engineering team productivity.”

Platform interoperability is crucial to accelerating RF integration and promoting engineering productivity and by seamlessly sharing design data among the AWR Design Environment, Virtuoso, and Allegro platforms it is now possible to eliminate any disconnect between RF design and manufacturing layout teams, saving engineering resources and positively impacting development schedules.

With the V16 release and its deep electromagnetic (EM) and thermal embedded analyses, customers are seeing more than a 3X reduction in TAT.

Neil Tyler

Comment on this article

This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

New ML-based EDA tool

Cadence Design Systems has unveiled the Cerebrus Intelligent Chip Explorer, a ...

LED display solution

STMicroelectronics and Unilumin, a specialist in LED displays based in China, ...

To gel or pad?

New electronic product generations bring new challenges associated with thermal ...

Extreme boards!

“Extraordinary circumstances often bring along with them extraordinary ...

Custom MMIC design

Plextek RFI CEO Liam Devlin discusses the technical and commercial ...

Between the layers

ZofzPCB is a free 3D Gerber viewer that allows designers to see inside the ...

Cloud Solver

Today, new technologies enter the market very, very quickly. For some of the ...

Extreme machines

Few companies have the historical pedigree of Curtiss-Wright, formed in 1929 ...