comment on this article

Andes announces new RISC-V processors

Andes Technology has launched new members to its AndesCore series, with the high performance superscalar A45MP and AX45MP multicore processors, and A27L2 and AX27L2 processors with a Level-2 (L2) cache controller.

The AndesCore 45-series IPs are in-order 8-stage dual-issue RISC-V processors, and equipped with optional DSP (RISC-V P-extension) unit, single or double precision Floating Point Unit and MMU (Memory Management Unit) that is able to support Linux-based applications as well.

Its performance-efficient single core members, including 32-bit A45/D45/N45 and 64-bit AX45/NX45, have been designed in by several customers since they became available in the last quarter.

The new multi-core members, 32-bit A45MP and 64-bit AX45MP, support up to 4 cores with an optional L2 cache controller to meet the computing demands of heavy-duty applications such as AR/VR, AI/machine learning, 5G, In-Vehicle Infotainment (IVI), Advanced Driver Assistance Systems (ADAS), video/image processing, enterprise-grade storage device, and networking.

The newest members of the AndesCore 27-series, 32-bit A27L2 and 64-bit AX27L2, inherit the MemBoost feature, first made available in the 27-series, where multiple outstanding data accesses and I/D cache prefetch greatly boost the memory subsystem performance with higher bandwidth and lower access latencies. To bring the performance of memory-intensive applications to the next level, the L2 cache controller of the A27L2 and AX27L2 further raise memory bandwidth by 2x and reduce memory latencies by 70%.

“Multicore processors boost performance by using more cores and are suitable for applications with high parallelism. The 45MP supports up to four CPU cores with a Coherence Manager and an optional L2 cache controller. The Coherence Manager ensures cache coherence between Level-1 (L1) caches, the L2 cache, and cacheless bus masters, and help deliver efficient transactions for shared memory accesses,” said Dr. Charlie Su, CTO and Executive VP of Andes.

“Compared with the single-issue 27-series processors, the dual-issue 45-series processors achieve more than 70% total performance enhancement with less than 50% additional logic area and dynamic power consumption. Furthermore, their maximum operating frequency can run up to 2.4 GHz at the popular 12nm process node. Similarly, the 27L2 processors with L2 cache controller and MemBoost are perfect for those designs that need only single core, but still require substantial performance on memory subsystem. The 45-series and 27-series together provide a wide spectrum of processor solutions to address diversified SoC requirements.”

All the new cores fully support Andes V5 architecture and so are compliant with the most updated RISC-V extensions, as well as all Andes V5 features such as PowerBrake, QuickNap, and WFI for additional power saving; StackSafe for stack overflow/underflow protection; and CoDense for additional code density enhancement on top of RISC-V C-extension.

Neil Tyler

Comment on this article

This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

LoRa-compatible SoC

STMicroelectronics has expanded the availability of its STM32WL long-range ...

Spurring on the IoT

A team of Stanford engineers has built a radio the size of an ant – a device so ...

Storm clouds gather

The latest quarterly report from the EEF, the manufacturers’ organisation, ...