24 January 2012

Advanced technology ics cut all current paths to achieve zero power drain in standby

With standby power consumption representing a significant proportion of electricity consumed around the world, standards for no load performance are tightening. For example, the European Commission's Energy-related Products (ErP) Directive Tier 1, which permitted a no load consumption of 0.5W for products manufactured in 2010, was tightened in 2011 to 300mW for adapters with an output less than 51W.

When energy use standards were initially developed, targets were set at the levels achievable using the best technology available at the time. However, recent developments in switch mode power supply ic technology have enabled standby consumption levels much lower than the mandated requirements.

Zero power
IEC 62301 describes zero standby as 'power dissipation below 5mW'. Achieving zero watt standby power is therefore realistic and achievable.

To meet the zero standby challenge, each section of the power supply must be optimised, saving a few mW with each adjustment. Two areas of power supply performance to consider are consumption under very low load and consumption under no load.

Low load or standby conditions apply when the power supply is still active and must provide a regulated output. No load typically relates to power adapters or chargers when the load is disconnected, but the adapter is left plugged into the mains. These conditions present different challenges.

The goal of the 65W power supply shown in Figure 1 was to produce a very compact notebook adapter that operates at high efficiency, has a low parts count, provides excellent load response, has latching overvoltage protection and derates the mosfet switch to 80% for ultimate reliability. The design provides a 3.42A, 19V output at an efficiency of more than 86%, yet achieves a no load consumption of <90mW at 230V ac.

It uses a TOPSwitch-JX controller and driver IC (U1) from Power Integrations. TOPSwitch-JX devices maintain virtually constant efficiency across a wide load range without using special operating modes. However, when the goal is to achieve sub 100mW no load consumption, every opportunity to save power must be exploited. Major contributions can be made at the line sensing network and input filter, although there are other opportunities.

Line sense resistors (R3 and R4) provide a line condition input to U1 and the required minimum bias current of 25µA. While the standard value for these resistors is 4MO, this results in a power drain of 30mW at 230V ac. By increasing line sensing resistance to 10.2MO, this power dissipation is reduced to 16mW. This required a further resistor to provide additional bias current and maintain the same line undervoltage threshold.

Resistors R7, R8, and R9 reduce the external current limit of U1 as the line voltage increases. This allows the supply to limit the output power to <100VA at high line, while still delivering the rated output power at low line, and to provide a nearly constant output over load power level with changing line voltages.

The clamp network limits the peak drain voltage spike caused by leakage inductance to less than the saturated drain-source breakdown voltage rating of the TOPSwitch-JX's mosfet. Under light or no load conditions, the leakage inductance energy and switching frequency are lower. In a standard RCD clamp, capacitor C4 is discharged and recharged each cycle, wasting a significant amount of energy. The RZCD arrangement solves this by preventing the voltage across the capacitor discharging below a minimum value (defined by VR2) and therefore minimising clamp dissipation.

High current rating, low Vf Schottky rectifier diodes were selected to reduce diode loss and improve efficiency. The snubber network (C12, R15) dampens ringing across the diodes and reduces high frequency conducted and radiated noise.

To minimise the dissipation of the secondary side feedback circuit, a high gain optocoupler was selected, with Q2 added to form a Darlington connection with U3B. This reduced the feedback current on the secondary to 1mA.



Eliminating power waste
Filtering at the ac input is provided by common mode inductors L3 and L4, an X class capacitor C1 provides differential filtering and resistors R1 and R2 provide a path for C1 to discharge. These resistors are undesirable because they dissipate 12mW at 230V ac.

Subsequent to the supply's design, PI introduced the CAPZero ic that eliminates this source of wasted power. Each CAPZero integrates a loss of ac detector and back to back mosfets. When the ac input voltage is present, CAPZero remains off, blocking current flow in the discharge path and eliminating power losses. When the ac is removed, it turns on, switching in the resistors and allowing discharge of the input filter capacitance.

Line sensing
In the design example, the line sense resistor values have been increased as far as possible to minimise dissipation. However, they still draw significant energy from the mains, regardless of whether U1 is operational or static. In high power applications, there may be several paths between high voltage rails; for example, feed forward or feedback signal paths connected to boost controllers in power factor correction (PFC) systems. The power drain through these paths can be eliminated with the use of a SENZero device.

SENZero comprises two or three 650V mosfets with internal gate drive and protection circuitry. The control circuitry provides gate drive to the mosfets in response to the voltage at the Vcc pin. In a typical application, the mosfets are connected in series with resistor paths running from the high voltage dc rail to 0V or to the controller. SENZero has a typical on state resistance of 500O at room temperature, a small percentage of the high value resistors typically used.

When the system enters standby, Vcc falls and gate drive is removed from the mosfets. The mosfets then switch to high impedance and isolate the current paths from the high voltage dc rail. Power losses are consequently reduced to less than 500µW per channel.



Washing on standby
Figure 2 illustrates how ultra low standby power could be implemented in a white goods application – in this case, a washing machine.

The system is put into standby by a power down pulse from the control circuitry. LinkZero-AX stops switching and remains in a quiescent state. A CAPZero device at the ac mains input isolates the X capacitor discharge resistor. A SENZero device isolates the line sense and zero crossing resistors from the power line, which still has ac mains applied. When LinkZero-AX is woken up, it starts switching and brings up the regulated Vcc. The Vcc voltage applied to SENZero triggers it to switch on the two internal mosfets. These feed the line sense and zero crossing signals to the control circuitry, ready for the microcontroller to reboot and assume control. While in standby, the system consumes less than 5mW.

Now 0W in standby is technically feasible, the standards authorities and major OEMs around the world are sure to take note and could make 0W the new standard.

Edward Ong is Power Integrations' product marketing manager for energy saving devices.

Author
Edward Ong

Supporting Information

Downloads
39695\P25-26.pdf

Websites
http://www.powerint.com

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

SiC module cuts power losses

Cree has introduced a new silicon-carbide (SiC) power module, the CCS050M12CM, ...

IR ships GaN-on-Si devices

International Rectifier has begun shipping the first devices based on its GaN ...

Power electronics initiative

An initiative to grow the UK's share of the £135billion global power ...

Cutting the power bill

SoCs are getting smaller and faster, but smaller node geometries leak more ...

Powerful system design

Power system designers need to apply and remove power in a predetermined and ...

Closing the power loop

Until relatively recently, the idea of trusting system power supply control to ...

Capturing data in mcu apps

Developers continue to benefit from increased silicon integration, enabling ...

Power systems design

This whitepaper looks at how an improved decision flow can help power systems ...

Mastering power modules

With the strong upsurge in the need for power electronics in applications such ...

Low power 16bit d/a converter

IDT has unveiled the DAC165xQ, a low power 16 bit d/a converter featuring the ...

100mA buck converter

The LTC3639 from Linear Technology is a 150V input-capable synchronous buck ...

800W power supplies

TDK-Lambda has extended its Z+ family of programmable dc power supplies to ...

Power workshop

30th May 2013, University of Nottingham, UK

Power controls workshop

30th May 2013, University of Nottingham, UK

Power management forum

22nd October 2013, William F1 conference centre, Oxford, UK

Common power module myths

This video breaks down the most common power module myths and describes in ...

High density power modules

TI product marketing engineer, Rich Nowakowski demonstrates how you can ...

How to test power supplies

TI's Bob Hanrahan kicks off with an overview on testing power supplies.

Regulated power?

Power supply specialists will no doubt be raising an eyebrow at a report which ...

Standard limitations

The MIL-STD-810F specification requires that power supplies for military ...

Patrick Le Fèvre, Ericsson

Patrick Le Fèvre, marketing director, Ericsson Power Modules, talks with Chris ...

Andy Gales, vp, Vicor

Andy Gales, vice president, international sales, Vicor, talks with Chris Shaw