05 April 2007

Sucking up the time

Taking a different approach to layout and verification allows the process to be automated. By Yutki Rao.

Conventional flows perform a single pass of a physical design, generating a floorplan and corresponding physical implementation. Changes to the design – including late engineering change orders (ECOs) – take place all the way up to tapeout, so it is often necessary to respin large portions of the physical implementation. This takes weeks and it is not uncommon to respin the entire design, including creating a new floorplan.
With this flow, physical design engineers don’t engage in the process until the RTL is 90% complete; if they engage earlier, anything they do will almost certainly end up being scrapped. Once they engage, it typically takes six weeks to generate the initial floorplan and corresponding physical implementation.
By the time the RTL is 95% complete, much of the original physical implementation will have been modified and upgraded; it typically takes another four weeks for the floorplan to be frozen. Even after the RTL is complete, it usually takes at least nine weeks before the final physical implementation is ready for tapeout.
An alternative approach is to take the design RTL and perform the key tasks in parallel with the RTL coding. This enables quick feedback to the RTL designer.

Yutki Rao

Supporting Information

9273\Sucking up the time.pdf


Magma Design Automation

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Dev kit features K1 gpu

NVIDIA has launched a development platform which it believes will open the door ...

'Significant' layout launch

Looking to address a range of PCB design challenges, including growing ...

Dev boards support ARM mbed

STMicroelectronics' new range of STM32 Nucleo extension boards offers support ...

Simple real world interfacing

Embedded microcontroller development boards are a popular, low cost way of ...

Avoid counterfeit electronics

It's been discussed and analysed for years, yet there does not seem to be an ...

AMD cuts to the core

The discontinuation last year by Intel of the Pentium M and Celeron M ...

Oryx board - reference design

The ORYX Board is an ultra low power reference design Sharp Microelectronics ...

High speed board design

Istvan Nagy, electronics design engineer at Blue Chip Technology, a leading UK ...

Designs, ideas and solutions

Developers of small, fan-less systems are confronted with a growing list of ...

Starter kit STM32F407ZG mcu

IAR Systems has announced a new 32bit kit for STMicroelectronics' first ARM ...

Evaluation board

SemiSouth Laboratories has announced the SGDR2500P2, a dual output gate driver ...

High definition encoder card

Advanced Micro Peripherals has introduced a high performance, ultra low latency ...

MSP430 5xx Board Part 3

This section covers a mixed signal application example.

MSP430 5xx Board Part 4

This section shows how to use the hardware timers to conserve power.

TI's I2C Bus Solutions Training Video

The I2C Bus Solutions training video from Texas Instruments provides useful ...

Most expensive component

With great apologies to William Shakespeare, "a resistor, a resistor, my ...

First in, Best Dressed ...

We look back fondly to when we were fresh faced, would be engineers. Nothing ...

I make documents…

A friend of mine spends most of his working hours designing huge steel ...

Herbert Truppe interview

Herbert Truppe, director, Product Management & Application, ...

Phil Mayo, md, Premier EDA

Phil Mayo, managing director, Premier EDA Solutions speaks with Chris Shaw

Emma Lo Russo, Altium

Emma Lo Russo, president, Altium Ltd, talks with Chris Shaw