07 September 2012
Altera outlines 20nm product line features
Altera has said that its 20nm products will feature 40Gbit/s chip to chip transceivers, along with a variable precision dsp block architecture that delivers more than 5TFLOPs of IEEE754 floating point performance. The range will also include heterogeneous 3d ics integrating fpgas with a user customisable HardCopy asic or a variety of other technologies, including memory, third party asics and optical interfaces.
"Designers of next generation communications, networking, broadcast and computing applications are faced with the ever increasing need for expanded bandwidth, higher performance and lower power," said Bradley Howe, Altera's senior vice president of R&D. "Our innovations at 20nm allow us to deliver a highly efficient, highly flexible mixed system fabric that features optimal levels of dedicated circuitry with the latest 20nm FPGA process technology. The result is a device that delivers the highest levels of integration, performance and bandwidth at the lowest power."
Based on TSMC's 20nm process technology, the products are said to feature hard ARM processor subsystems, bringing a 50% increase in performance.
Altera UK Ltd
This material is protected by Findlay Media copyright
One-off usage is permitted but bulk copying is not.
For multiple copies contact the