comment on this article

System Verilog & OVM: Mitigating verification challenges and maximising resusability

This white paper from Applied Micro looks at the challenge of verification – a nightmare for engineers with the increasing requirements and complexity of the design – and mitigating the complexity of a verification environment with the increasing complexity of design verification. System Verilog, along with its library of classes – OVM, provides a platform to face this challenge.

Author
Parag Goel and Pushkar Naik

Related Downloads
21087\AppliedMicro.pdf

Comment on this article


This material is protected by Findlay Media copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

Enjoy this story? People who read this article also read...

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

MCU market rebounds

After a flat 2013, MCU sales are expected to jump by 6% this year to reach a ...

EZchip buys Tilera

Network processor specialist EZchip Semiconductor has bought Tilera in a cash ...

FT51 and FT90 MCUs

FTDI's focus at Embedded World was on two new families of microcontrollers, ...

Arduino in a nutshell

element14's Ben Heck tells you everything you need to know about using Arduino ...

Qualcomm buys Ubicom

Qualcomm has, apparently, acquired Ubicom with hardly a fanfare. It's the end ...