comment on this article

System Verilog & OVM: Mitigating verification challenges and maximising resusability

This white paper from Applied Micro looks at the challenge of verification – a nightmare for engineers with the increasing requirements and complexity of the design – and mitigating the complexity of a verification environment with the increasing complexity of design verification. System Verilog, along with its library of classes – OVM, provides a platform to face this challenge.

Parag Goel and Pushkar Naik

Related Downloads

Comment on this article

This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Multiple motor MCU

Toshiba Electronics has developed a new range of microcontrollers that allow a ...

40V motor driver IC

Allegro MicroSystems has unveiled a 40 V motor driver IC capable of driving one ...

BLE module

Insight SIP has released a Bluetooth Low Energy module. The ISP1507 is one of ...


The MSP430 ultra-low-power microcontroller family now includes the ...

Interesting times

It has certainly been an interesting year for chip giant Qualcomm. Revenues are ...