comment on this article

System Verilog & OVM: Mitigating verification challenges and maximising resusability

This white paper from Applied Micro looks at the challenge of verification – a nightmare for engineers with the increasing requirements and complexity of the design – and mitigating the complexity of a verification environment with the increasing complexity of design verification. System Verilog, along with its library of classes – OVM, provides a platform to face this challenge.

Author
Parag Goel and Pushkar Naik

Related Downloads
21087\AppliedMicro.pdf

Comment on this article


This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Spot the difference

There are many reasons why the ARM Cortex-M series of processor cores has come ...

More than a bit part

When it launched the Cortex-M range in 2004, ARM brought 32bit processing to ...

SmartBeat audio IC

Dialog Semiconductor has unveiled a new open audio platform IC for active ...

MSP430FR4x MCUs

The MSP430 ultra-low-power microcontroller family now includes the ...

Interesting times

It has certainly been an interesting year for chip giant Qualcomm. Revenues are ...