comment on this article

System Verilog & OVM: Mitigating verification challenges and maximising resusability

This white paper from Applied Micro looks at the challenge of verification – a nightmare for engineers with the increasing requirements and complexity of the design – and mitigating the complexity of a verification environment with the increasing complexity of design verification. System Verilog, along with its library of classes – OVM, provides a platform to face this challenge.

Parag Goel and Pushkar Naik

Related Downloads

Comment on this article

This material is protected by Findlay Media copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

Enjoy this story? People who read this article also read...

What you think about this article:

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Life in the old dog

Many think that 8bit microcontrollers are things of the past, replaced by 32bit ...

Taking shape

As the market for the Internet of Things starts to take shape, the role of ...

Meeting requirements

Imagine you’re driving down the highway with the music blaring, enjoying the ...

MCU safety package

Infineon Technologies has announced a safety package for the XMC4000 range of ...


The MSP430 ultra-low-power microcontroller family now includes the ...

Interesting times

It has certainly been an interesting year for chip giant Qualcomm. Revenues are ...