10 December 2009
System Verilog & OVM: Mitigating verification challenges and maximising resusability
This white paper from Applied Micro looks at the challenge of verification – a nightmare for engineers with the increasing requirements and complexity of the design – and mitigating the complexity of a verification environment with the increasing complexity of design verification. System Verilog, along with its library of classes – OVM, provides a platform to face this challenge.
Parag Goel and Pushkar Naik
Applied Micro Circuits (AMCC) UK Ltd
This material is protected by Findlay Media copyright
One-off usage is permitted but bulk copying is not.
For multiple copies contact the