comment on this article

Memory test and repair solution for ARM processor cores

Many large SoC designs today incorporate several third party IP cores that cover a wide range of functionality. These cores often consist of high performance embedded processors such as those available from ARM.

Highly optimised architectures and carefully tuned timing paths are required to achieve ever increasing performance levels in these processors. Integrating design for test capabilities such as memory built in self test (BIST) and self repair capabilities into these cores can affect performance levels because logic typically has to be inserted into functional paths.

Author
Mentor Graphics

Related Downloads
36346\2011_MBIST Your ARM Core_whitepaper.pdf

Comment on this article


This material is protected by Findlay Media copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

Enjoy this story? People who read this article also read...

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Remote management

Out of Band (OOB) remote management can help to optimise the total cost of ...

FT51 and FT90 MCUs

FTDI's focus at Embedded World was on two new families of microcontrollers, ...

Jacinto 6 Linux demo

Dylan Thomas, DLP Business Development Manager for Texas Instruments, gives a ...

Claire Jeffreys, NEW

Claire Jeffreys, events director, National Electronics Week, talks with Chris ...