comment on this article

Logging makes sense for testbench debug

The structured application of advanced logging techniques for SystemVerilog testbench debug and analysis

Bindesh Patel and Amanda Hsiao

Related Downloads

Comment on this article

This material is protected by Findlay Media copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

Enjoy this story? People who read this article also read...

What you think about this article:

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Smart and safe

The IoT Security Foundation (IoTSF) has been set up to ensure that smart ...

Future memories

Developers of memory devices of all types have generally been the first ...

Building safe SoCs

Functional safety is becoming increasingly important in industrial and ...

Power System Earthing

The design and performance of an earthing solution can have a major impact on ...

Circuit protection

Circuit protection is designed as an intentional weak link which can combat ...

It’s showtime!

It wasn’t too long ago that attending exhibitions had fallen out of favour with ...

Designers need more

Today’s design landscape is crowded and competitive. The pressures heaped on ...

Who can we trust?

It would seem that in the aftermath of the VW emissions scandal, a Pandora’s ...

A focus on quality

This time last year Smiths Group was celebrating 100 years as a listed company ...