comment on this article

High speed board layout challenges in fpga/sdi subsystems

This white paper from National Semiconductor outlines the layout challenges facing hardware engineers when working in fpga/sdi subsystems and provides recommendations for dealing with these challenges.

Author
Tsun-Kit Chin, applications engineer, National Semiconductor

Related Downloads
20849\National Semiconductor_Technology Edge.pdf

Comment on this article


This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

No loss in signal

A model of an optical system in which losses in waveguides are compensated by ...

Hardware development

In today’s fast-paced, connected world, the need for more capable and adaptable ...

A digital revolution

The micro:bit Educational Foundation has been launched as a not-for-profit ...

A change of course

Since taking over as CEO in December 2015, Jeff Benck has rung the changes at ...