comment on this article

High speed board layout challenges in fpga/sdi subsystems

This white paper from National Semiconductor outlines the layout challenges facing hardware engineers when working in fpga/sdi subsystems and provides recommendations for dealing with these challenges.

Author
Tsun-Kit Chin, applications engineer, National Semiconductor

Related Downloads
20849\National Semiconductor_Technology Edge.pdf

Comment on this article


This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Team 'squeezes' light

A team from Imperial College London has made what is called a significant step ...

Living on the Edge

As the deployment of Industrial IoT systems continues to proliferate, the ...

Broadband upgrade

BT has made an offer to the government to spend £600million to deliver 10Mbps ...

Hardware development

In today’s fast-paced, connected world, the need for more capable and adaptable ...

A digital revolution

The micro:bit Educational Foundation has been launched as a not-for-profit ...