20 November 2009
High speed board layout challenges in fpga/sdi subsystems
This white paper from National Semiconductor outlines the layout challenges facing hardware engineers when working in fpga/sdi subsystems and provides recommendations for dealing with these challenges.
Tsun-Kit Chin, applications engineer, National Semiconductor
20849\National Semiconductor_Technology Edge.pdf
National Semiconductor Corp
This material is protected by Findlay Media copyright
One-off usage is permitted but bulk copying is not.
For multiple copies contact the