01 December 2009
An alternative approach to higher power boost converters
A higher power boost converter often requires special consideration to minimize power losses and temperature rise in the FETs, diode, and inductor.
Regarding FETs, many designers opt to place FETs in parallel to reduce conduction losses. However, placing FETs in parallel can increase transitional losses. This white paper from National Semiconductor discusses a number of approaches that can be considered to reduce total losses in boost FETs.
Author
David Baba, product applications engineer, National Semiconductor
Supporting Information
Downloads
20966\NSNew.pdf
Websites
http://www.national.com
Companies
National Semiconductor Corp
This material is protected by Findlay Media copyright
See Terms
and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the
sales team.