comment on this article

Sucking up the time

Taking a different approach to layout and verification allows the process to be automated. By Yutki Rao.

Conventional flows perform a single pass of a physical design, generating a floorplan and corresponding physical implementation. Changes to the design – including late engineering change orders (ECOs) – take place all the way up to tapeout, so it is often necessary to respin large portions of the physical implementation. This takes weeks and it is not uncommon to respin the entire design, including creating a new floorplan.
With this flow, physical design engineers don’t engage in the process until the RTL is 90% complete; if they engage earlier, anything they do will almost certainly end up being scrapped. Once they engage, it typically takes six weeks to generate the initial floorplan and corresponding physical implementation.
By the time the RTL is 95% complete, much of the original physical implementation will have been modified and upgraded; it typically takes another four weeks for the floorplan to be frozen. Even after the RTL is complete, it usually takes at least nine weeks before the final physical implementation is ready for tapeout.
An alternative approach is to take the design RTL and perform the key tasks in parallel with the RTL coding. This enables quick feedback to the RTL designer.

Author
Yutki Rao

Related Downloads
9273\Sucking up the time.pdf

Comment on this article


This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

UltraSOC expands

UltraSoC has announced what it calls a ‘significant global expansion’ to ...

PCB designs for IoT

Although the IoT is still in its early days, applications developers are ...

Learning by example

Two years ago, ARM decided to investigate the way in which its teams undertake ...

TVS diodes families

Nexperia has announced three miniature TVS diode families that are available in ...

Custom MMIC design

Plextek RFI CEO Liam Devlin discusses the technical and commercial ...

Between the layers

ZofzPCB is a free 3D Gerber viewer that allows designers to see inside the ...

A digital revolution

The micro:bit Educational Foundation has been launched as a not-for-profit ...