comment on this article

Faster clock speed or more parallelisation? That is the question

Faster clock speed or more parallelisation? That is the question

Baseband processors for mobile devices typically run at as slow a clock speed as possible in order to minimise power consumption, generally in the order of 250-500MHz.

However, the latest air interface standards are dramatically increasing throughputs, which is putting pressure on baseband processors to increase their performance, while simultaneously reducing latency.

It doesn't take a rocket scientist to figure out why. LTE, or Long Term Evolution, is the latest air interface standard and is currently available from operators like Verizon, NTT DoCoMo and Telia Sonera. LTE represents a greater than 50x increase in maximum user data from its 3G predecessor, W-CDMA, in its maximum configuration (of course, we all know that theoretical maximum data rates are never achieved, nevertheless, the point is still valid).

Due to the real time nature of baseband data, this huge increase in data must still be processed in real time. So the only way for a baseband system to compensate for the increased throughput is to significantly decrease latency. For this reason, the Time Transmission Interval (TTI) for LTE is a mere 1ms, compared to 10ms for W-CDMA. TTI is essentially the length of time to transmit a block of data. Bottom line, the need to process and transmit more than an order-of-magnitude increase in data is creating significant performance demands on cellular baseband processors. This is also true of the next generation WiFi standard, 802.11ac, which promises 1Gb/s of data.

Typically, performance increases in both the user and control plane come from increasing the clock frequency of the processor. Of course, this is counterproductive to power consumption, which is why this is generally not favored in the first place. Hence, another alternative is to go multicore, which is a common means of distributing the processing load to achieve higher performance without having to greatly increase the clock frequency. While this does increase static power consumption due to the increase in transistor count, it is less significant than the increased dynamic power consumption associated with doubling the clock frequency. Multicore also has the downside of the potential additional licensing and royalties of the 2nd core, as well as the increased manufacturing cost from the greater die size.

Fortunately, these are not the only possibilities. Another possibility is to use hardware multithreading, which can made a processor core look like two cores, each of which could run an independent OS or RTOS. In this case, the processing load is distributed across what appears to the RTOS to be two cores. In the MIPS32 34K core, these are known as VPEs, or Virtual Processing Elements. With a multithreaded core, the increase in die size is relatively small and there is no need to pay a license fee or royalties for a second core. Furthermore, latency can be significantly decreased since threads can be parked and revived with a zero overhead context switch, hence achieving the two main technical requirements. One of our baseband customers simulated its multimode modem and found that with MIPS multithreading, processor stalls were reduced by over 20%! All of this leads to an improved mobile device user experience, as responsiveness is greatly increased.

The biggest downside to usage of hardware multithreading is some increase of software complexity, and porting of legacy software. Software which runs single threaded must be re-architected in order to fully exploit the benefits of multithreading. While this is not a complete rewrite, it can be substantial. Of course, the same is also true of multicore, so software which supports multithreading is an inevitability. So regardless, this needs to be done. The exact level of effort depends largely on how well the code is structured (the more modular, the better), written, and documented. For a multimode modem, the code can be partitioned in a few different ways to exploit multithreading while minimising the porting cost. Stay tuned for my next post to learn more!

So the answer to the question above is, of course, it depends. It depends on the application requirements, particularly the power threshold. But for mobile baseband processors, clearly multithreading provides a solution that increases performance significantly in a much more power friendly manner than doubling the clock speed or going multicore.

Manuel Uhm, marketing director Mobile, MIPS Technologies

Comment on this article

This material is protected by MA Business copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

What you think about this article:

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Writing in silver

A team from the Helmholtz-Zentrum Berlin (HZB) and the Swiss Federal ...

Rugged+ TFT display

The 4.2in Rugged+ thin film transistor (TFT) display from LCD manufacturer KOE ...


Enabling the Smart Grid, Power Line Communications is a cost effective way to ...

Hardware development

In today’s fast-paced, connected world, the need for more capable and adaptable ...

A digital revolution

The micro:bit Educational Foundation has been launched as a not-for-profit ...

A change of course

Since taking over as CEO in December 2015, Jeff Benck has rung the changes at ...