09 August 2010

Converting expectations

  • Converting expectations
  • Fig 2: A typical 1ppm a/d solution
  • Fig 1: A 1ppm accurate system using the AD5791 d/a converter

How a 1ppm d/a converter can ease precision instrumentation design problems. By Maurice Egan.

The push to improve the precision of instrumentation systems has led to performance improvements in d/a converters beyond 16bits, a benchmark previously achieved with cumbersome, expensive and slow Kelvin-Varley dividers.

Over time, however, the definition of what constitutes a precision d/a converter has changed as markets and technologies have evolved. Advances in semiconductor processing, d/a converter design and calibration techniques are enabling highly linear d/a converters which are stable and fast settling, while delivering a 20bit performance which is better than 1ppm. These small ics have guaranteed specifications, do not require calibration and are easy to use.

Applications for a 1ppm d/a converter vary from gradient coil control in medical MRI systems to precision source and positioning in mass spectrometry and test and measurement applications.

Performance measures
The circuit in Fig 1 delivers 1ppm performance; its key specifications are integral nonlinearity, differential nonlinearity and a peak to peak noise of 0.1Hz to 10Hz.

In Fig 1, U1 is a 20bit d/a converter with 1ppm linearity specifications. U2, a precision dual amplifier, is a force-sense buffer for the d/a converter reference inputs. U3, a precision output buffer, is required for load driving; its key requirements are similar to that of the reference buffers, including: low noise; low offset voltage; low drift; and low input bias current.

Even though precision sub ppm components are available, building a 1ppm system is not a task that should be taken lightly. The major contributors to errors in 1ppm accurate circuits are noise, temperature drift and thermoelectric voltages.

* Noise
To enable a true 1ppm system, noise contributions needs to be minimised. The noise spectral density of U1 is 7.5 nV/vHz. U2 and U3 specify noise density of 2.8 nV/vHz, much lower than the d/a converter's contribution.
Wideband noise can be filtered, but low frequency noise in the 0.1Hz to 10Hz range (1/f) cannot and the most effective method of minimising this is in component optimisation and selection. U1 generates 0.6µV p-p of noise in the 0.1Hz to 10Hz bandwidth, much less than the 1LSB level (19µV for a ±10V output). The design target for 1/f noise in the system should be approximately 0.1 LSB or around 2µV. The three amplifiers in the signal chain generate a total of approximately 0.2µV p-p of noise at the circuit output. Add this to the 0.6µV p-p of U1 and the total expected 1/f noise is 0.8µVp-p.

* Temperature drift
Temperature drift is another major source of error in precision circuits. U1 exhibits a temperature coefficient of 0.05ppm/°C. U2 drifts at 0.6µV/°C, which introduces an overall 0.03 ppm/°C drift into the circuit. U3, meanwhile, contributes a further 0.03 ppm/°C of output drift. These contributions add up to 0.11 ppm/°C. For scaling and gain circuits, low drift, thermally matched resistor networks are recommended, such as Vishay series 300144Z and 300145Z.

* Thermoelectric voltages
Thermoelectric voltages are the result of the Seebeck effect, where temperature dependent voltages are generated at dissimilar metal junctions. The generated voltage can be anywhere between 0.2µV/°C for a copper to copper junction and 1mV/°C for a copper to copper oxide junction.
Thermoelectric voltages manifest as a low frequency drift similar to 1/f noise and can be greatly reduced by keeping all connections clean and oxide free as well as shielding circuitry from air currents. Fig 4 shows the difference in voltage drift between a circuit that is open to air currents and a circuit that is shielded.

Long term stability
Precision analogue ics are stable devices, but do undergo long term age related changes. The d/a converter's long term stability is typically better than 0.1ppm/1000hr at 125°C, but the aging is not cumulative; rather, it follows a square root rule. If a device ages at 1ppm/1000hr, it will age at v2ppm/2000hr, v3ppm/3000hr and so on. This is typically 10 times longer for each 25°C reduction in temperature, so, when operating at 100°C, one can expect ageing of 0.1ppm over 10000hrs – approximately 60 weeks. If this is extrapolated, the device can be expected to age by 0.32ppm over a period of 10 years.

Circuit construction and layout
In a circuit where such a high level of accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. Design the pcb such that the analogue and digital sections are separated and confined to separate areas of the board.
There should be ample power supply bypassing of 10µF in parallel with 0.1µF on each supply located as close to the package as possible. The capacitors should have low effective series resistance and low effective series inductance. A series ferrite bead on each power supply line will further help to reduce high frequency noise getting through to the device.

The power supply lines should use as large a trace as possible to provide low impedance paths and to reduce the effects of glitches on the power supply line. Shield fast switching signals, such as clocks, with digital grounds to avoid radiating noise to other parts of the board; they should never be run near the reference inputs or under the package. Avoid crossover of digital and analogue signals and run traces on opposite sides of the board at right angles to each other to reduce the effects of feedthrough on the board.

Fig 2

Building a 1ppm a/d solution
A typical contemporary 1ppm a/d solution consists of two 16bit d/a converters – one major, the other minor. Their outputs are scaled and combined to yield increased resolution. The output from the major d/a converter is summed, with the output from the minor device attenuated so that it fills the resolution gaps between the major d/a converter's LSB steps.

The combined outputs need to be monotonic, but not extremely linear, because high performance is achieved with constant voltage feedback via a precision a/d converter, which corrects for the inherent component errors. Thus, circuit accuracy is limited by the a/d converter, rather than the d/a converters. However, because of the requirement for constant voltage feedback and the inevitable loop delay, the solution is slow, potentially requiring seconds to settle.

Although this circuit can achieve 1ppm accuracy, it is complex, likely to require multiple design iterations and requires a software engine and precision a/d converter to achieve accuracy. To guarantee 1ppm accuracy, the a/d converter will also require correction – since an a/d converter with guaranteed 1ppm linearity is not available. The block diagram shown here illustrates the concept, but the actual circuit is far more complex, with multiple gain, attenuation and summing stages and many components.

Digital circuitry is also needed to facilitate the interface between both d/a converters and the a/d converter; not to mention the software required for error correction.

Author profile:
Maurice Egan is a product applications engineer for precision converter products with Analog Devices.

Maurice Egan

Supporting Information


Analog Devices

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Updated P&R package

Following a 'ground up' redesign of its IC Compiler place and route software, ...

Mentor buys BDA

Mentor Graphics has bought EDA specialist Berkeley Design Automation (BDA) in ...

'Significant' layout launch

Looking to address a range of PCB design challenges, including growing ...

Digital design: Transistors

At this year's International Solid State Circuits Conference (ISSCC), ...

Accuracy enhanced

Many ATE systems are required to measure critical parameters with extreme ...

Cores for optimism

It's fair to say that Bristol based XMOS has had a bumpy ride since it made its ...

Adding audio

This whitepaper from SiLabs tells you how to add class D audio to embedded ...

Analogue surveillance systems

This whitepaper from Nexcom/Intel discusses the move away from analogue ...

Demystifying analogue and mixed signal asics

This white paper from JVD attempts to resolve several common misunderstandings ...

Class D audio chipset

International Rectifier has introduced a Class D audio chipset comprising the ...

Class D audio amp

Integrating an advanced 32step up/down volume control, the PAM8407 Class D ...

Multi-protocol SAS-3 repeater

Texas Instruments has introduced a signal conditioner capable of driving the ...

High Speed Digital Seminars

17th June 2014, Winnersh 18th June 2014, Cambridge

DLP-enabled PCB lithography

Maskless Lithography uses DLP technology for PCB lithography machines for ...

TDA2x SoC for ADAS

Learn more about how the TDA2x SoC device enables fusion applications in ADAS.

DLP LightCrafter 4500

How to get started using the DLP LightCrafter 4500 evaluation module.

The benefit of experience

Those looking at the electronics industry will sometimes divide it into two ...

Cadence targets IP leadership

In a report from December 2012's IPSoC conference in Grenoble, Louise Joselyn ...

Synopsys buys Magma

Magma has been nipping at the heels of the leading eda companies for some time, ...

Tunç Doluca, ceo, Maxim

Maxim is responding to the changing needs of analogue electronics designers. ...

Aart de Geus, Synopsys

Some 15 years ago, Synopsys bet on the idea that third party intellectual ...

Dr Carsten Suckrow, Analog

The days of semiconductor companies manufacturing and selling discrete products ...