28 July 2011

Semtech introduces SyncE hybrid mode and single chip boundary clock

Semtech has announced the release of a new ToPSync firmware update for the ACS9510. The mixed signal/analogue supplier says the TopSync platform provides signal timing for legacy and next generation wireless networks.

It delivers a complete IEEE1588v2 precision time protocol (PTP) solution that makes it possible for wireless carriers to build their backhaul networks using low cost Ethernet based wireless services.

The ACS9510 is a 360pin, 20 x 20mm, 1 mm pitch multirole device that can be used to provide synchronous equipment timing source (SETS) functionality in traditional TDM equipment (TDM timing mode) as well as standards based timing for equipment used in packet switched networks (PTP grandmaster and PTP slave modes). According to Semtech, the ToPSync version 5.1 firmware release implements major advances in time alignment performance while enabling significant savings in cost.

ACS9510 is a fully integrated and configurable synchronisation platform. Because of its ability to perform as a PTP master, slave or boundary clock as well as natively manage layer one clocks, it can operate in any point of the timing delivery network. Internal ITU compliant SETS functions reduce the necessity for external components, such as PLLs or frequency translators, because the ACS9510 manages all layer one sync requirements. The ToPSync software is self contained within the ACS9510 device and no real time process is required on any external cpu. The combination of embedded PLLs and algorithms makes the ACS9510 simple to integrate.

"We are excited by the major advances in time alignment performance and significant cost savings brought by release 5.1. Throughout trials with tier one carriers, the innovative hybrid Sync-E/PTP algorithm performed with an accuracy better than 100nanoseconds even with low cost TCXOs," said Rich Lansdowne, director of Advanced Communications at Semtech. "Release 5.1 also allows a single ACS9510 to operate as a fully compliant IEEE 1588 boundary clock offering carriers unparalleled flexibility of deployment."

The newly released ToPSync 5.1 firmware enables a single ACS9510 device to operate as a full IEEE 1588 boundary clock via two independently configurable slave and master PTP ports. Release 5.1 marks the introduction of hybrid mode, a new operation where an external clock, such as sync Ethernet 25MHz clock, is interleaved with PTP to deliver better time delivery performance than PTP alone.

The AC9510 ToPSync firmware release 5.1 is available immediately as a free upgrade for ACS9510 owners.


Supporting Information


Semtech Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

64bit ARM based SoCs for SDN

Freescale has announced the second generation of products based on the ...

SRAM consumes 50% less power

Early tests of SureCore's low power SRAM design are said to confirm the results ...

Multi-die chip agreement

Intel and Altera have announced a partnership to develop heterogeneous ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Focus on: Medical electronics

Medical devices and medical pcs need to become more powerful, faster and ...

Coping with complexity

Systems on Chips (SoCs) are getting ever more complex. In the space of a ...

SoCs for embedded systems

This whitepaper discusses Altera's programmable SoC approach to ARM based ...

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

Texas Instruments Low Power RF Selection ...

The new updated Low Power RF Selection Guide from Texas Instruments includes ...

Low power PSoC 1 family

Adding to its PSoC 1 programmable SoC family, Cypress Semiconductor has ...

FSI image sensors

Toshiba Electronics Europe has added two new devices to its cmos image sensor ...

Flexible PLC modem SoC

ON Semiconductor has introduced a new power line carrier (PLC) modem system on ...

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

TDA2x SoC for ADAS Pt.3

Learn more about how the TDA2x SoC enables surround view applications in ADAS.

SoC for utility metering

These MSP430 ultra low power microcontrollers feature architecture, combined ...

By any other name...

In the mid 1990s, when programmable logic devices – the forebears of today's ...

Cadence targets IP leadership

In a report from December 2012's IPSoC conference in Grenoble, Louise Joselyn ...

Patent trolls

Not only has the world become more litigious, it also seems to place more value ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...

Claire Jeffreys, NEW

Claire Jeffreys, events director, National Electronics Week, talks with Chris ...

Moshe Gavrielov, ceo, Xilinx

Moshe Gavrielov, Xilinx' president and ceo speaks with New Electronics