30 April 2012

Metasimulator runs 100 times faster than Monte Carlo analyses

The High Sigma Monte Carlo (HSMC) metasimulator from Solido Design Automation is said to provide accurate, scalable and verifiable analysis and design solutions for memory chips. The developer adds the package is at least 100 times faster than Monte Carlo analyses.

HSMC provides rapid analysis of the yield and performance trade offs for memory design. Achieving high-sigma memory verification in thousands, rather than millions or billions, of simulations, it analyses the Monte Carlo samples, then focuses its SPICE simulation resources either to find rare failures or to validate the target yield. According to Solido, an HSMC run using 5bn Monte Carlo samples run can take as little as 15 minutes.
HSMC interfaces to all leading SPICE simulators and runs at the command line, while supporting parallelisation to many cores and/or machines. It analyses design sensitivities to variation, presenting design opportunities to shrink memory area, power and improve performance, as well as providing integrated results verification.

Author
Graham Pitcher

Supporting Information

Websites
http://www.solidodesign.com

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Cadence buys Jasper for $170m

In a move which is likely to strengthen its verification portfolio, Cadence is ...

64bit ARM based SoCs for SDN

Freescale has announced the second generation of products based on the ...

SRAM consumes 50% less power

Early tests of SureCore's low power SRAM design are said to confirm the results ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Long road ahead for start ups

EDA and IP were common themes amongst the three start up companies featured at ...

A central role in tomorrow

When Gordon Moore observed many years ago that the number of transistors on a ...

SoCs for embedded systems

This whitepaper discusses Altera's programmable SoC approach to ARM based ...

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

Logging makes sense for testbench debug

The structured application of advanced logging techniques for SystemVerilog ...

Low power PSoC 1 family

Adding to its PSoC 1 programmable SoC family, Cypress Semiconductor has ...

FSI image sensors

Toshiba Electronics Europe has added two new devices to its cmos image sensor ...

Flexible PLC modem SoC

ON Semiconductor has introduced a new power line carrier (PLC) modem system on ...

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

TDA2x SoC for ADAS Pt.3

Learn more about how the TDA2x SoC enables surround view applications in ADAS.

SoC for utility metering

These MSP430 ultra low power microcontrollers feature architecture, combined ...

By any other name...

In the mid 1990s, when programmable logic devices – the forebears of today's ...

Cadence targets IP leadership

In a report from December 2012's IPSoC conference in Grenoble, Louise Joselyn ...

Synopsys buys Magma

Magma has been nipping at the heels of the leading eda companies for some time, ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...

Aart de Geus, Synopsys

Some 15 years ago, Synopsys bet on the idea that third party intellectual ...

Wally Rhines, veteran, EDA

EDA veteran Wally Rhines tells Graham Pitcher that system design is the future ...