14 March 2012

Xilinx, Micron platform enables higher data rates for 40/100G networking systems

Xilinx and Micron Technology have announced the first public hardware demonstration of an fpga interfacing with RLDRAM 3 - a new memory standard for high end networking applications such as packet buffering and inspection, linked lists and lookup tables.

Operating with Virtex-7 and Kintex-7 fpgas at data rates up to 1600Mb/s, Micron's RLDRAM 3 memory is designed to combine high density, high bandwidth and fast sram like random access. This, says Micron, enables a 60% higher data rate and memory bandwidth compared to the previous generation. It also enables 40 and 100G networking systems that require higher speed, higher density, lower power and lower latency.

Virtex-7 and Kintex-7 fpgas are designed with the necessary IO standards and architectural components for optimal interfacing with RLDRAM 3. According to Xilinx, this provides a significant boost to system performance for high performance wireless and wired networking systems.

Micron states that RLDRAM 3 memory uses an innovative circuit design to minimise the time between the beginning of an access cycle and the instant the first data is available. Ultra low bus turnaround time is designed to enable higher sustainable bandwidth with near term balanced read to write ratios.

"The new RLDRAM 3 interface is ideal for Xilinx and Micron's mutual customers in the high end networking space who require higher speed, higher density, lower power and lower latency," said Derek Curd, technical marketing manager at Xilinx. "The RLDRAM 3 hardware demonstration shows how we're able to achieve a much more efficient transfer of network data."

Robert Feurle, vice president of Micron's DRAM marketing, added: "Xilinx has been a long time partner of Micron, going back to the early definition efforts of RLDRAM 3 memory. Together, we welcome the ability to demonstrate and deliver performance advantages of RLDRAM 3 with the latest Virtex-7 and Kintex-7 families."

Hardware demonstrations are available now with user configurable IP cores available in ISE Design Suite 13.4 in September 2012.

Author
Chris Shaw

Supporting Information

Websites
http://www.micron.com/rldram
http://xilinx.com

Companies
Micron Technology Ltd
Xilinx Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Programmable pal for ASICs

Lattice Semiconductor has introduced an 'application friendly' FPGA, the ECP5, ...

SRAM consumes 50% less power

Early tests of SureCore's low power SRAM design are said to confirm the results ...

Samsung lifts lid on 20nm DRAM

Samsung has commenced mass production of new DDR3 memory chips made using 20nm ...

Boosting processing power

Micron Technology appeared at the 2013 Supercomputing conference, where it ...

Many core magicians

The volume of data being transmitted around the globe is reaching staggering ...

Logical moves

Modern networks are carrying vast amounts of data in various formats – recent ...

Precision inverter modules

Using the example of an integrated servo drive developed for a specific ...

Test and repair solution

Many large SoC designs today incorporate several third party IP cores that ...

High speed board layout challenges in ...

This white paper from National Semiconductor outlines the layout challenges ...

EEPROM device for DDR4

Microchip is now shipping a 4Kb I2C serial presence detect EEPROM device, ...

Processors part with ECC

Toshiba Electronics has expanded its range of 24nm BENAND single level cell ...

Serial EEPROM devices

Microchip's new family of serial EEPROM devices come with a unique, ...

DDR memory termination

In the third video of our Power Solution series, product marketing engineer for ...

Android 2.3 embedded designs

Have questions about using Gingerbread for your embedded design? This video ...

PCM puzzle swap demo

This demo will show how PCM's overwrite capability can optimize your subsystem, ...

Flash drives semi technologies

Demand for NAND flash is said to be growing at 45% per year, driven mainly by ...

Flash storage vs. disk drives

The question on everybody's lips within the computer memory industry is whether ...

What if Henry Ford was an fpga designer?

Over 100 years ago, when Henry Ford was conceiving a mass produced automobile, ...

Jamie Urquhart

Jamie Urquhart tells Graham Pitcher the time is right for the UK's electronic ...

Sean Riley, vp, Lattice

Sean Riley, Lattice Semiconductor's corporate vice president and general ...

Claire Jeffreys, NEW

Claire Jeffreys, events director, National Electronics Week, talks with Chris ...