10 July 2007

VSIA calls it a day

VSIA calls it a day

IP standards body VSI Alliance is to close. Set up in 1996 to ‘jump start’ the development of standards to enable IP based design, the group has since created some key standards, including the Quality IP Metric.


As part of the winding up process, the VSIA’s Board will oversee the transfer of its standards work to other organisations. “This is the end of an era for VSIA and the industry, but not the end of the successful work created by the Alliance,” said Gary Delp, VSIA’s CTO. “We will find the best home for each of our standards so the industry can continue to benefit from the thousands of hours donated by many companies and individuals over the past eleven years.”
The QIP Metric, which has been downloaded by hundreds of companies worldwide, is a widely adopted standard which the VSIA believes can benefit from moving to the next level of adoption and review that can be provided by the IEEE.

Author
Graham Pitcher

Supporting Information

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

 

Related Articles

Cadence upgrades verification

Cadence Design Systems has unveiled a new in circuit acceleration approach for ...

OrCAD marketplace opened up

Cadence Design Systems has made its Cadence OrCAD Capture Marketplace available ...

Dealing with complexity

Synopsys chairman and ceo Aart de Geus, pictured, says the single most ...

Automating analogue design

Despite its continuing – and, in many cases, increasing – importance in modern ...

FPGA-PCB codesign

Integrating advanced fpgas on a pcb is becoming increasingly challenging, with ...

EDA enters a brave new world

There is a school of thought that believes hardware/software codesign is ...

Logging makes sense for testbench debug

The structured application of advanced logging techniques for SystemVerilog ...

Texas Instruments Low Power RF Selection ...

The new updated Low Power RF Selection Guide from Texas Instruments includes ...

High speed metasimulator

The High Sigma Monte Carlo (HSMC) metasimulator from Solido Design Automation ...

Embedded World: Altera

Altera will showcase a suite of embedded fpga solutions at Embedded World 2012 ...

Signal processing libraries

Agilent Technologies has released SystemVue 2011.10, the latest update to the ...

TI's newest base station SoC

In TI's Ask the Experts video series, get answers to your most common technical ...

TI's base station SoC

As wireless data rates move toward the future with even faster 4G services, the ...

TI's I2C Bus Solutions Training Video

The I2C Bus Solutions training video from Texas Instruments provides useful ...

Synopsys buys Magma

Magma has been nipping at the heels of the leading eda companies for some time, ...

Patent trolls

Not only has the world become more litigious, it also seems to place more value ...

Mentor is takeover target

The electronics design automation – or EDA – world is complex, but for one ...

Wally Rhines, veteran, EDA

EDA veteran Wally Rhines tells Graham Pitcher that system design is the future ...

Herbert Truppe interview

Herbert Truppe, director, Product Management & Application, ...

Phil Mayo, md, Premier EDA

Phil Mayo, managing director, Premier EDA Solutions speaks with Chris Shaw