23 July 2010

Tier Logic hits the buffers

  • Tier Logic hits the buffers

FPGA start up Tier Logic has folded after failing to raise Series B funding. Paul Hollingworth, pictured, who was vp of sales and marketing, said: "We had working silicon, production tools which customers were using and even had customer orders. Despite the fact that we had only spent less than $20million, we couldn't find an investor to come into a Series B funding round."


Tier Logic was founded by fpga process technology pioneer Raminda Madurawe and was led by Doug Laird. As the company came out of 'stealth mode' earlier this year, Laird said: "Not only have we developed silicon and tools but, unlike most semiconductor startups, we also developed a process technology first. And we've already been granted more than 50 patents on fundamental 3d concepts and architectures. All this has been achieved for less than $20m."
Its premise was that fpgas could be built in three dimensions, reducing cost and making it easier to move to an asic.
In the approach, user circuits and configuration circuits are separated into stacked layers. By taking configuration logic away from the base layers, Tier Logic believed it could enable smaller, faster and more reliable fpgas which consumed less power.

Author
Graham Pitcher

Supporting Information

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

 

Related Articles

Counterfeit parts on the rise

More than 12million electronic components were involved in counterfeit ...

PMIC an integration site?

Having long been one of the least heralded parts of an electronics design, the ...

US military using fake parts

A year long probe investigation by a US Senate committee has found 1800 ...

Countering complexity

Mobile has embraced increasingly complex technologies to boost data rates ...

Special report: GSA roundtable

You might think that a roundtable at a meeting of the Global Semiconductor ...

Vision for the future

When digital signal processors first appeared commercially in the early 1980s, ...

The real solution to fake parts

The high tech supply chain is more vulnerable to counterfeit components than ...

XMOS XS1 Architecture

An XS1 combines a number of XCore processors, each with its own memory, on a ...

LED Reference Design

The XMOS LED Reference Design is an Ethernet-based system featuring daisychains ...

Embedded World: Altera

Altera will showcase a suite of embedded fpga solutions at Embedded World 2012 ...

Industrial fpga USB modules

FPGA specialist, Opal Kelly, has announced two industrial temperature versions ...

Front end modules from Murata

Murata has unveiled a new range of microwave monolithic integrated devices for ...

Ask the Expert: Pekka Varis

How does the Keystone Network Coprocessor offload IPSec? Pekka is a visionary ...

Virtex-7 2000T

Click on the link to watch the video of the demo of the world's highest ...

Power Solutions for Altera Arria II GX FPGA

This video covers the Power Solutions for Altera's Arria II GX FPGA.

Archive: New Electronics 1972

The electronics news stories making the pages of New Electronics 40 years ago ...

CES 2012 - Intel highlights

Images: highlights from Intel's keynote at the 2012 International CES.

Positive signs for 2012

There's good news for the semiconductor industry as 2011 comes to a close, with ...

Kevin Page, md, ICS

Last year's BEEAs Grand Prix winner tells Graham Pitcher about life in a small ...

Dr Mike Short, president, IET

The IET's president tells Graham Pitcher the institution remains as relevant as ...

Martin Harris, Altium

Chris Shaw asks Martin Harris about the latest developments at Altium