14 June 2010

New technology boosts STA runtime and capacity by up to 10 times claims Synopsys

Synopsys has launched PrimeTime HyperScale technology, which it says enables static timing analysis (STA) to scale beyond 500million instances. According to Synopsys, the technology makes it possible for designers of large SoCs to see block level timing in relation to the full chip and boosts static timing analysis runtime and capacity by five to 10 times.

The PrimeTime HyperScale technology has been designed for large SoC physical implementation flows where designs are implemented in blocks and then assembled at the chip level for final timing closure and signoff.

Synopsys claims it improves the timing closure process by providing a 'better mechanism' to look at block level timing in the context of the full chip timing earlier in the design process. By directly reusing block level timing analysis and constraints, it is said to enable a five to 10 times boost in full chip STA runtime and capacity without the accuracy limitations in current modeling techniques.

Its auto generation capabilities are designed to provide accurate and up-to-date timing contexts for the chip and block throughout the design process.

"As SoCs continue to increase exponentially in complexity, scalability of the design flow is a crucial factor in maintaining productivity," said Antun Domic, senior vice president and general manager, Synopsys Implementation Group. "By adding HyperScale technology, the … release of PrimeTime includes a significant innovation to extend STA scalability for the next five to 10 years. This release represents an important milestone in delivering higher design team productivity both today and in the future."

Author
Chris Shaw

Supporting Information

Websites
http://www.synopsys.com

Companies
Synopsys Northern Europe Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

64bit ARM based SoCs for SDN

Freescale has announced the second generation of products based on the ...

SRAM consumes 50% less power

Early tests of SureCore's low power SRAM design are said to confirm the results ...

Multi-die chip agreement

Intel and Altera have announced a partnership to develop heterogeneous ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Focus on: Medical electronics

Medical devices and medical pcs need to become more powerful, faster and ...

Coping with complexity

Systems on Chips (SoCs) are getting ever more complex. In the space of a ...

SoCs for embedded systems

This whitepaper discusses Altera's programmable SoC approach to ARM based ...

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

Texas Instruments Low Power RF Selection ...

The new updated Low Power RF Selection Guide from Texas Instruments includes ...

Low power PSoC 1 family

Adding to its PSoC 1 programmable SoC family, Cypress Semiconductor has ...

FSI image sensors

Toshiba Electronics Europe has added two new devices to its cmos image sensor ...

Flexible PLC modem SoC

ON Semiconductor has introduced a new power line carrier (PLC) modem system on ...

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

TDA2x SoC for ADAS Pt.3

Learn more about how the TDA2x SoC enables surround view applications in ADAS.

SoC for utility metering

These MSP430 ultra low power microcontrollers feature architecture, combined ...

By any other name...

In the mid 1990s, when programmable logic devices – the forebears of today's ...

Cadence targets IP leadership

In a report from December 2012's IPSoC conference in Grenoble, Louise Joselyn ...

Patent trolls

Not only has the world become more litigious, it also seems to place more value ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...

Claire Jeffreys, NEW

Claire Jeffreys, events director, National Electronics Week, talks with Chris ...

Moshe Gavrielov, ceo, Xilinx

Moshe Gavrielov, Xilinx' president and ceo speaks with New Electronics