01 June 2012

ST tapes out 20nm test chip using Cadence design tools

Cadence has announced that it has helped STMicroelectronics tape out a 20nm test chip which incorporates analogue and digital methodologies to enable mixed signal SoC design.

The companies said they collaborated using the Cadence Encounter and Virtuoso platforms to enable design, implementation and signoff in addition to the development of a foundational IP and SKILL based process design kit (PDK) for the 20nm process.

"At 20nm, custom analogue IP creation and digital implementation are highly interdependent, and an optimal methodology must cover the custom analogue and digital aspects of mixed signal chip design, verification and implementation," said Dr Chi-Ping Hsu of the silicon realisation group at Cadence. "Working together over the past two years, Cadence and STMicroelectronics successfully deployed an efficient methodology and design automation to address the requirements for designing complex mixed signal SoCs."

ST performed automated layout generation using the Cadence Virtuoso Layout Suite in its custom IP design development, including foundation IP, PLL and video DAC. To help ensure accurate results, designers used a 20nm PDK that enabled advanced capabilities such as Modgens, constraints and space based routing. The Encounter Digital Implementation system provided 20nm physical implementation capabilities for the tapeout, handling 20nm process requirements during placement and optimisation as well as routing.

"We selected Cadence at the start of our 20nm development and today's milestone demonstrates the success of that collaboration," said Philippe Magarshack, group vice president of technology research and development at STMicroelectronics.

Author
Simon Fogg

Supporting Information

Websites
http://www.cadence.com
http://www.st.com

Companies
Cadence Design Systems (UK)Ltd
STMicroelectronics NV

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

64bit ARM based SoCs for SDN

Freescale has announced the second generation of products based on the ...

SRAM consumes 50% less power

Early tests of SureCore's low power SRAM design are said to confirm the results ...

Multi-die chip agreement

Intel and Altera have announced a partnership to develop heterogeneous ...

Analogue: Pushing boundaries

Since 1954, the International Solid State Circuits Conference (ISSCC) has been ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Accuracy enhanced

Many ATE systems are required to measure critical parameters with extreme ...

SoCs for embedded systems

This whitepaper discusses Altera's programmable SoC approach to ARM based ...

Adding audio

This whitepaper from SiLabs tells you how to add class D audio to embedded ...

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

Class D audio chipset

International Rectifier has introduced a Class D audio chipset comprising the ...

Class D audio amp

Integrating an advanced 32step up/down volume control, the PAM8407 Class D ...

Multi-protocol SAS-3 repeater

Texas Instruments has introduced a signal conditioner capable of driving the ...

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

DLP-enabled PCB lithography

Maskless Lithography uses DLP technology for PCB lithography machines for ...

TDA2x SoC for ADAS

Learn more about how the TDA2x SoC device enables fusion applications in ADAS.

The benefit of experience

Those looking at the electronics industry will sometimes divide it into two ...

By any other name...

In the mid 1990s, when programmable logic devices – the forebears of today's ...

Cadence targets IP leadership

In a report from December 2012's IPSoC conference in Grenoble, Louise Joselyn ...

Tunç Doluca, ceo, Maxim

Maxim is responding to the changing needs of analogue electronics designers. ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...

Dr Carsten Suckrow, Analog

The days of semiconductor companies manufacturing and selling discrete products ...