01 June 2012

ST tapes out 20nm test chip using Cadence design tools

Cadence has announced that it has helped STMicroelectronics tape out a 20nm test chip which incorporates analogue and digital methodologies to enable mixed signal SoC design.

The companies said they collaborated using the Cadence Encounter and Virtuoso platforms to enable design, implementation and signoff in addition to the development of a foundational IP and SKILL based process design kit (PDK) for the 20nm process.

"At 20nm, custom analogue IP creation and digital implementation are highly interdependent, and an optimal methodology must cover the custom analogue and digital aspects of mixed signal chip design, verification and implementation," said Dr Chi-Ping Hsu of the silicon realisation group at Cadence. "Working together over the past two years, Cadence and STMicroelectronics successfully deployed an efficient methodology and design automation to address the requirements for designing complex mixed signal SoCs."

ST performed automated layout generation using the Cadence Virtuoso Layout Suite in its custom IP design development, including foundation IP, PLL and video DAC. To help ensure accurate results, designers used a 20nm PDK that enabled advanced capabilities such as Modgens, constraints and space based routing. The Encounter Digital Implementation system provided 20nm physical implementation capabilities for the tapeout, handling 20nm process requirements during placement and optimisation as well as routing.

"We selected Cadence at the start of our 20nm development and today's milestone demonstrates the success of that collaboration," said Philippe Magarshack, group vice president of technology research and development at STMicroelectronics.

Author
Simon Fogg

Supporting Information

Websites
http://www.cadence.com
http://www.st.com

Companies
Cadence Design Systems (UK)Ltd
STMicroelectronics NV

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

HiWave haptics start up

The haptics division of HiWave Technologies has been spun out and is launching ...

8bit PIC mcus get upgrade

A host of new analogue peripherals have been added to Microchip's PIC16F178X ...

Cadence buys

Cadence has acquired the IP business of Polish firm Evatronix. The company's ...

Cutting the power bill

SoCs are getting smaller and faster, but smaller node geometries leak more ...

Plug and play front end

Many industrial sensors have high or wide-ranging analogue output voltages and ...

Smart design saves power

Designing loop powered field instruments with a 4 to 20mA analogue output and a ...

Adding audio

This whitepaper from SiLabs tells you how to add class D audio to embedded ...

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

Analogue surveillance systems

This whitepaper from Nexcom/Intel discusses the move away from analogue ...

Isolated error amplifiers

Analog Devices has introduced two new isolated error amplifiers, which it ...

Precision op amp

Linear Technology has introduced two new dual and quad wide input range ...

Precision op amp

Linear Technology has announced the LTC6090, a precision operational amplifier ...

Agilent Technologies

11 - 19th June 2013, UK & Ireland

Programmable differential amps

exas Instruments' programmable differential amplifiers (PDAs) combine the best ...

Avoiding amplifier limitations

Learn how to avoid amplifier input and output swing limitations from amplifier ...

Driving an SAR a/d converter

Learn how to select the correct operational amplifier (op amp) and RC filter ...

Cadence targets IP leadership

In a report from December 2012's IPSoC conference in Grenoble, Louise Joselyn ...

Patent trolls

Not only has the world become more litigious, it also seems to place more value ...

Is analogue design getting har

A recent survey by New Electronics suggests that 32% of electronics engineers ...

Dr Carsten Suckrow, Analog

The days of semiconductor companies manufacturing and selling discrete products ...

Rick Clemmer, ceo, NXP

Rick Clemmer believes high performance mixed signal is just one of the sectors ...

Dave Bell, president, Intersil

Intersil's president updates Graham Pitcher on the company's progress in ...