15 May 2012

Cadence upgrades verification software

Cadence Design Systems has unveiled a new in circuit acceleration approach for its System Development Suite. Based on its Incisive and Palladium XP platforms and featuring extensions to the Verification IP (VIP) Catalog, the upgrades are said to give engineers the ability to speed the verification of large scale SoCs, subsystems and systems.

Franck Schirrmeister, director of product marketing for Cadence's System and Software Realisation Group, said: "Customers need new approaches, not only for SoCs, but also for system verification; making sure the design works in its environment." He noted the upgrades represent a 'significant improvement' to the System Development Suite. "We're offering a new capability called In Circuit Acceleration, which is a blend between in circuit emulation and simulation acceleration."
The move, which builds on last year's launch of the System Development Suite, has been made to help reduce the cost and time issues associated with simulation and emulation. "Incisive and Palladium are connected," said Schirrmeister. "Traditional rapid prototyping has been hard to set up; sometime, it takes a couple of months. By using the same front end, we've brought the set up time down to weeks."
For the future, Schirrmeister said the vision is to move from a set of connected platforms to 'one big system' by getting Incisive and Palladium even closer together. "We're not there yet, but we have made significant strides."
Meanwhile, the VIP Catalog has been upgraded with the addition of the Denali API. Denali was acquired by Cadence in 2011. Susan Peterson, product marketing director, said: "It's a catalogue of IP for more than 40 interface protocols, with more than 6000 models from 85 manufacturers. We have many customers who want to get into system level verification and, when that happens, simulation runs out of steam."
Accelerated VIP, which is compatible with the Universal Verification Model, enables users to move from simulation to acceleration, in circuit acceleration and in circuit emulation, allowing them to verify complex systems and SoCs that are too large for traditional rtl simulation.

Graham Pitcher

Supporting Information


Cadence Design Systems Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Four IDEs for Kinetis support

Freescale has named four tools as featured integrated development environments ...

Sensor market back on track

Emerging markets such as the Internet of Things, wearable electronics and the ...

NFC added to certification

The Wi-Fi Alliance has updated one of its more popular product certification ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Interconnect: Polymer fibres

Fibre optics are good for transmitting high speed data across the Atlantic, but ...

Industrial electronics

The Carbon Trust has estimated that 40% of global electricity consumption is ...

NI Trend Watch 2014

This report from National Instruments summarises the latest trends in the ...

SoCs for embedded systems

This whitepaper discusses Altera's programmable SoC approach to ARM based ...

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

Low profile UARTs

Exar has introduced two UARTs for the Intel Low Pin Count (LPC) motherboard bus.

High speed CAN transceivers

Looking to help system designers achieve compliance with stringent industrial ...

Modular power supplies

While engineers are increasingly looking to simplify power design, often by ...

Future World Symposium 2014

29th - 30th April 2014, Twickenham Stadium, London

Device Developers' Conference

20th May 2014, Holiday Inn, Bristol

Device Developers' Conference

22nd May 2014, Menzies Hotel, Cambridge

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

TDA2x SoC for ADAS Pt.3

Learn more about how the TDA2x SoC enables surround view applications in ADAS.

DLP 0.45 WXGA chipset

Learn all about the features and benefits available to developers with the DLP ...

Smartwatches and Sir Clive

All the excitement about smartwatches brings to mind the Sinclair Wrist ...

You will buy a smartwatch

The announcement yesterday by Google that it is extending Android into the ...

Sony’s slide continues

Not so long ago, if you asked the legendary 'man in the street' which consumer ...

Neelie Kroes, EC Commissioner

"The objective is to ensure that the semiconductor industry in Europe has the ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...

Gregg Lowe, Freescale

Freescale's new ceo tells Graham Pitcher that, while he's not 'dancing' yet, ...