10 May 2010

Cadence moves to speed SoC design, cut costs

Cadence has developed a platform approach that, it claims, reduces SoC development costs significantly, while improving quality and accelerating production schedules.

Called the Open Integration Platform, the approach comprises integration optimised IP from Cadence and its partners, an Integration Design Environment; and on demand integration services. Cadence mixed signal design, verification and implementation products and solutions are the underpinning of the Open Integration Platform.

The justification, says Cadence, is the huge increase in SoC development costs, with IP related costs accounting for up to 25% of the hardware design spend. The Open Integration Platform has been developed to help to reduce those costs by focusing on an application driven development process and by encouraging open, standards based collaboration.

Vishal Kapoor (pictured), Cadence's vp of product management, noted: "Qualification is beginning to represent a significant part of SoC development cost. When companies get IP, they're not sure of its quality, so push to the verification level, which adds cost."

The Integration Design Environment is a suite of products based on existing technologies that enable developers to create, evaluate, acquire and integrate IP. Kapoor noted: "It's a set of tools which starts from the chip planning level. It's targeted at integration, while supporting the creation of IP, hardware and software."

Initial partners in the Open Integration Platform include GDA, IBM, RapidBridge and Sonics. "This is the first step in the Open Integration Platform and there will be more developments later this year," Kapoor added. "There will be more partners and a broader IP portfolio."

* Meanwhile, Cadence has also launched a high performance verification computing platform called Palladium XP. The system supports designs with up to 2billion gates, delivering performance up to 4MHz and supporting up to 512 users simultaneously. The platform also provides unique system level solutions, including low power analysis and metric driven verification.

Graham Pitcher

Supporting Information


Cadence Design Systems Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

64bit ARM based SoCs for SDN

Freescale has announced the second generation of products based on the ...

SRAM consumes 50% less power

Early tests of SureCore's low power SRAM design are said to confirm the results ...

Multi-die chip agreement

Intel and Altera have announced a partnership to develop heterogeneous ...

Analogue: Pushing boundaries

Since 1954, the International Solid State Circuits Conference (ISSCC) has been ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Accuracy enhanced

Many ATE systems are required to measure critical parameters with extreme ...

SoCs for embedded systems

This whitepaper discusses Altera's programmable SoC approach to ARM based ...

Adding audio

This whitepaper from SiLabs tells you how to add class D audio to embedded ...

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

Class D audio chipset

International Rectifier has introduced a Class D audio chipset comprising the ...

Class D audio amp

Integrating an advanced 32step up/down volume control, the PAM8407 Class D ...

Multi-protocol SAS-3 repeater

Texas Instruments has introduced a signal conditioner capable of driving the ...

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

DLP-enabled PCB lithography

Maskless Lithography uses DLP technology for PCB lithography machines for ...

TDA2x SoC for ADAS

Learn more about how the TDA2x SoC device enables fusion applications in ADAS.

The benefit of experience

Those looking at the electronics industry will sometimes divide it into two ...

By any other name...

In the mid 1990s, when programmable logic devices – the forebears of today's ...

Cadence targets IP leadership

In a report from December 2012's IPSoC conference in Grenoble, Louise Joselyn ...

Tunç Doluca, ceo, Maxim

Maxim is responding to the changing needs of analogue electronics designers. ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...

Dr Carsten Suckrow, Analog

The days of semiconductor companies manufacturing and selling discrete products ...