30 July 2007

Simulator boosts NoC interconnect

Simulator boosts NoC interconnect

A simulator from the University of Southampton is said to pave the way for smaller, more competitive handheld computing devices.


Professor Bashir Al-Hashimi, pictured, and his team at the University’s School of Electronics & Computer Science (ECS) have developed NIRGAM – Network on Chip Interconnect RoutinG and Applications Modelling) – a simulator which is said to make it possible to connect the various cores which exist within an SoC.
According to Professor Al-Hashimi, current interconnection techniques will not be adequate to support more powerful devices, due to limited bandwidth scalability. “The microelectronics industry predicts that, in 2008, SoCs will contain more than 50 processing and memory blocks and this will increase to 100 cores in 2012,” he said.
Prof Al-Hashimi, along with Professor Alex Yakovlev from the University of Newcastle, secured funding from the EPSRC in 2005 to develop the next generation of interconnection technology for multiprocessor SoCs, from which NIRGAM has been developed.
Prof Al-Hashimi noted: “The availability of such a simulator is vital for researchers, since it will enable them to evaluate quickly their routing algorithms and applications on a NoC platform, and without the need to develop long programs.”

Author
Graham Pitcher

Supporting Information

Websites
http://www.ecs.soton.ac.uk

Companies
University of Southampton

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

 

Related Articles

Cadence upgrades verification

Cadence Design Systems has unveiled a new in circuit acceleration approach for ...

Dealing with complexity

Synopsys chairman and ceo Aart de Geus, pictured, says the single most ...

Quad core Cortex-A15 macro

ARM has announced a high performance, power optimised quad core hard macro ...

CMOS enables higher data rates

Pressure is growing on the companies which supply telecommunications operators ...

Fabrication technology

Extending the capabilities of base cmos with 'More than Moore' technologies ...

Outlook 2011: Analogue resists assimilation

Integration issues threaten the development of large scale SoCs and suggest ...

Texas Instruments Low Power RF Selection ...

The new updated Low Power RF Selection Guide from Texas Instruments includes ...

High speed metasimulator

The High Sigma Monte Carlo (HSMC) metasimulator from Solido Design Automation ...

Embedded World: Altera

Altera will showcase a suite of embedded fpga solutions at Embedded World 2012 ...

SoC for automotive displays

Renesas Electronics and its subsidiary, Renesas Mobile have unveiled a new ...

TI's newest base station SoC

In TI's Ask the Experts video series, get answers to your most common technical ...

TI's base station SoC

As wireless data rates move toward the future with even faster 4G services, the ...

Unleashing full multicore entitlement: ...

TI's new KeyStone multicore architecture is truly a game changer, providing the ...

Patent trolls

Not only has the world become more litigious, it also seems to place more value ...

ASICs still have a role to play

Gartner Dataquest tells us asic design starts are likely to decline by 22% this ...

Intel and ARM set to enable future creativity

Intel has always had an interest in embedded systems, but its focus has been on ...

Claire Jeffreys, NEW

Claire Jeffreys, events director, National Electronics Week, talks with Chris ...

Moshe Gavrielov, ceo, Xilinx

Moshe Gavrielov, Xilinx' president and ceo speaks with New Electronics