comment on this article

Researchers create chips with self assembling rectangles

Researchers create chips with self assembling rectangles
Researchers create chips with self assembling rectangles

Using self assembling polymers, researchers at MIT have developed a new approach to creating wires and connections on microchips which they say could enable more densely packed components.

The team used a system that produced arrays of wires that met at right angles, forming squares and rectangles. While these shapes are the basis for most microchip circuit layouts, they are difficult to produce through self assembly.

The system creates an array of tiny posts on the surface that guides the patterning of the self assembling polymer molecules. As well as producing perfect square and rectangular patterns of polymer wires, it also enables the creation of a variety of shapes of the material itself, including cylinders, spheres, ellipsoids and double cylinders.

These complex shapes are possible because "the template, which is coated so as to repel one of the polymer components, causes a lot of local strain on the pattern," said Karl Berggren, associate professor of electrical engineering at MIT. "The polymer then twists and turns to try to avoid this strain, and in so doing rearranges on the surface"

The researchers say that the system can also produce features, such as arrays of holes in the material, with much closer spacing than what can be usually be achieved. This means it can produce much more closely packed features on a chip than today's methods.

"This new technique can produce multiple [shapes or patterns] simultaneously," said MIT visiting doctoral student Amir Tavakkoli. It can also make "complex patterns, which is an objective for nanodevice fabrication," with fewer steps than current processes. Where fabrication would usually take several months, the self assembling polymer method would only take a few days.

Although that's still too long for manufacturing a commercial product, the researchers say that this step only needs to be done once to create a master pattern, which can then be used to stamp a coating on other chips in a very rapid fabrication process.

Author
Simon Fogg

Comment on this article


This material is protected by Findlay Media copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

Enjoy this story? People who read this article also read...

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Pushing ahead to 7nm

The semiconductor manufacturing sector's mission to conform to the demands of ...

NI Trend Watch 2014

This report from National Instruments summarises the latest trends in the ...

Capactive sensing

This whitepaper looks at a number of capacitive sensing applications to ...

Better batteries

For much of the last Century, battery technology didn't really need to ...

The tale of the tape

Data storage, at least at the consumer end of the scale, is dominated by flash ...