12 November 2012

Next gen ram the focus of imec collaboration

Belgian research institute imec is working with Tokyo Electron (TEL) and Canon Anelva to develop next generation spin transfer torque magnetoresistive ram (STT-MRAM).

The collaboration is aimed at exploring the full technology potential of STT-MRAM, including performance beyond 1ns and scalability beyond 10nm for embedded and standalone applications.

Research will be performed on Canon Anelva's deposition tool, which has been installed at imec's state of the art 300mm clean room.

TEL's Tactras etch tool has also been installed at the facility to help develop the patterning processes for high density STT-MRAM technology.

The tool is designed for in-situ cluster patterning of the magnetic tunnel junction (MTJ) stack, which is key for advanced memory technology nodes.

"We are very pleased to co develop with Canon Anelva the processes for scaling STT-MRAM technology, a promising alternative high density memory technology for the existing memory technologies such as sram and dram," said Luc Van den hove, imec's ceo. "The first lab tests on Canon's MTJs confirm the joint ambition to significantly move forward with scaling STT-MRAM devices, bringing this technology closer to industrial viability."

Author
Laura Hopperton

Supporting Information

Websites
http://www2.imec.be/be_en/

Companies
IMEC

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Memory boom drives semi sales

Memory chips were the star performers of 2013, reports IHS, enabling the global ...

Toshiba starts 15nm flash

Toshiba is to commence 15nm NAND flash production at the end of the month at ...

SRAM consumes 50% less power

Early tests of SureCore's low power SRAM design are said to confirm the results ...

Boosting processing power

Micron Technology appeared at the 2013 Supercomputing conference, where it ...

Avoid counterfeit electronics

It's been discussed and analysed for years, yet there does not seem to be an ...

Leaving a legacy

What happens to a process technology when it falls behind the leading edge?

Test and repair solution

Many large SoC designs today incorporate several third party IP cores that ...

Transferring Data in Non-Networked ...

Nexus (GB), the UK partner of portable data token manufacturer Datakey ...

Xilinx generic flash memory interface ...

This white paper shows how a generic flash memory interface can be combined ...

EEPROM device for DDR4

Microchip is now shipping a 4Kb I2C serial presence detect EEPROM device, ...

Processors part with ECC

Toshiba Electronics has expanded its range of 24nm BENAND single level cell ...

Serial EEPROM devices

Microchip's new family of serial EEPROM devices come with a unique, ...

DDR memory termination

In the third video of our Power Solution series, product marketing engineer for ...

Android 2.3 embedded designs

Have questions about using Gingerbread for your embedded design? This video ...

PCM puzzle swap demo

This demo will show how PCM's overwrite capability can optimize your subsystem, ...

Flash drives semi technologies

Demand for NAND flash is said to be growing at 45% per year, driven mainly by ...

Flash storage vs. disk drives

The question on everybody's lips within the computer memory industry is whether ...

Claire Jeffreys, NEW

Claire Jeffreys, events director, National Electronics Week, talks with Chris ...

Matthew Trowbridge, Renesas

Matthew Trowbridge, Renesas Technology Europe's ceo speaks with Graham Pitcher

Moshe Gavrielov, ceo, Xilinx

Moshe Gavrielov, Xilinx' president and ceo speaks with New Electronics