19 February 2008

Mentor speeds SoC verification

Mentor speeds SoC verification

Mentor Graphics is looking to speed the verification process in SoC designs with two tools that are said to use ‘breakthrough’ technology.


Questa is a multiview verification components tool which is said to support any level of abstraction – from gates to system level. This, it claims, ensures consistent model behaviour and provides verification teams with ways to improve performance and to increase coverage. The tool brings together technology acquired by Mentor’s earlier purchase of Spiratech and Lighthouse.
Meanwhile, the InFact intelligent testbench automation tool supports any testing technique. It generates self test, systematic, cross product, accelerated random and targeted testbenches, whilst synthesising grammar into sequences.
John Lenyo, director of marketing for Mentor’s design verification and test division, claimed: “We’re trying to bridge the gap between functional and architectural verification so users can do tests once. We’re trying to automate the right tests.”

Author
Graham Pitcher

Supporting Information

Websites
http://www.mentor.com

Companies
Mentor Graphics (UK) Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

 

Related Articles

Cadence upgrades verification

Cadence Design Systems has unveiled a new in circuit acceleration approach for ...

OrCAD marketplace opened up

Cadence Design Systems has made its Cadence OrCAD Capture Marketplace available ...

Dealing with complexity

Synopsys chairman and ceo Aart de Geus, pictured, says the single most ...

Automating analogue design

Despite its continuing – and, in many cases, increasing – importance in modern ...

FPGA-PCB codesign

Integrating advanced fpgas on a pcb is becoming increasingly challenging, with ...

EDA enters a brave new world

There is a school of thought that believes hardware/software codesign is ...

Logging makes sense for testbench debug

The structured application of advanced logging techniques for SystemVerilog ...

High speed metasimulator

The High Sigma Monte Carlo (HSMC) metasimulator from Solido Design Automation ...

Signal processing libraries

Agilent Technologies has released SystemVue 2011.10, the latest update to the ...

3D electromagnetic simulation software

Agilent Technologies has today unveiled Electromagnetic Professional (EMPro) ...

TI's I2C Bus Solutions Training Video

The I2C Bus Solutions training video from Texas Instruments provides useful ...

Altium goes to space

Excerpts from an ABC radio interview regarding the decision by NASA's Johnson ...

The gift of sound

Cochlear, the global leader in innovative, implantable hearing solutions uses ...

Synopsys buys Magma

Magma has been nipping at the heels of the leading eda companies for some time, ...

Mentor is takeover target

The electronics design automation – or EDA – world is complex, but for one ...

First in, Best Dressed ...

We look back fondly to when we were fresh faced, would be engineers. Nothing ...

Wally Rhines, veteran, EDA

EDA veteran Wally Rhines tells Graham Pitcher that system design is the future ...

Herbert Truppe interview

Herbert Truppe, director, Product Management & Application, ...

Phil Mayo, md, Premier EDA

Phil Mayo, managing director, Premier EDA Solutions speaks with Chris Shaw