02 March 2012

MathWorks enhances range with fpga and asic coding and verification products

In a move described as a 'significant enhancement' to its product range, MathWorks has launched HDL Coder, which allows HDL code to be generated directly from MATLAB and used to implement fpgas and asics.

HDL Coder generates portable, synthesisable Vhdl and Verilog code from MATLAB functions and Simulink models. As a result, engineering teams can identify the best algorithm for hardware implementation. Traceability between Simulink models and generated HDL code also supports the development of high integrity applications.
Graham Reith, senior applications engineer with MathWorks, said: "It's a big step forward. A lot of designs start off in Matlab and end up in an fpga or asic." He added that it wasn't only about code generation. "It's also about workflow. When people write code in MATLAB, they don't always think about the best implementation. This will help them to describe their algorithms."
Meanwhile, MathWorks has also announced HDL Verifier, which offers hardware in the loop testing capabilities for fpga and asic designs. According to the company, these two products will provide HDL code generation and verification across MATLAB and Simulink.
HDL Verifier supports 15 boards from Altera and Xilinx, providing interfaces that link MATLAB and Simulink with Cadence Incisive, Mentor Graphics ModelSim, and Questa HDL simulators. With these capabilities, says the company, engineers can verify that their HDL implementation matches their MATLAB algorithms and Simulink system specifications.
Reith noted: "Engineers can take large designs and stream data back to MATLAB, building confidence that the design is working."

Graham Pitcher

Supporting Information


The MathWorks Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments


Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Hardened DSP blocks for FPGAs

Responding to the increasingly demanding task of designing floating point DSP ...

Fine pitch Cu bumps used

Altera says it is the first company to adopt TSMC's fine pitch copper bump ...

Green light for FinFET flow

EDA software vendor Synopsys has announced that its Galaxy design flow has been ...

Programmable platforms

Historically, developers of programmable logic devices – and, more latterly, ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Software tools: Cost vs. value

Depending upon who you talk to and the scale of the design, software ...

NI Trend Watch 2014

This report from National Instruments summarises the latest trends in the ...

SoCs for embedded systems

This whitepaper discusses Altera's programmable SoC approach to ARM based ...

KeyStone software

This whitepaper explores how Texas Instruments' KeyStone multicore SoCs offload ...

Embedded software solution

Digia announced a major upgrade to its Qt Enterprise Embedded solution at ...

C-RUN analysis tool

IAR Systems used Embedded World to launch C-RUN - its fully integrated runtime ...

Low profile UARTs

Exar has introduced two UARTs for the Intel Low Pin Count (LPC) motherboard bus.

Future World Symposium 2014

29th - 30th April 2014, Twickenham Stadium, London

Device Developers' Conference

20th May 2014, Holiday Inn, Bristol

Device Developers' Conference

22nd May 2014, Menzies Hotel, Cambridge

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

LightCrafter software upgrade

This video explains the steps needed to perform an upgrade of the LightCrafter ...

SN74LV1Txx logic devices

Support up/down translation modes and slash board space with TI's SN74LV1Txx ...

The Heartbleed glitch

Last week we were awakened to the news of a new software 'glitch' called ...

Smartwatches and Sir Clive

All the excitement about smartwatches brings to mind the Sinclair Wrist ...

You will buy a smartwatch

The announcement yesterday by Google that it is extending Android into the ...

Neelie Kroes, EC Commissioner

"The objective is to ensure that the semiconductor industry in Europe has the ...

Andy Pease, QuickLogic

Andy Pease tells Caroline Hayes his company's focus on programmable logic in ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...