15 February 2011

FPGA start up uses the cloud to host design software

FPGA start up Tabula has unveiled software which supports designers in the use of its Abax family. These so called '3d' chips use an approach called Spacetime, in which time is used as a design parameter.
Called Stylus, the software is delivered via cloud computing. Alain Bismuth, vp of marketing, said: "We have already deployed Stylus on a number of customer applications and this has given us the confidence that Stylus is ready for production."

According to the company, Stylus maintains a design flow which is familiar to fpga users. "That's key to its adoption," Bismuth claimed. "We have made a lot of effort to make it look like the familiar asic and fgpa tools, but with delivery through the cloud, it will have a better user experience."
Rajeev Jayaraman, vp of software development, said: "Stylus uses the same front end as Altera and Xilinx tools, but the back end synthesis does a generic logic optimisation, mapping to specific architectural elements on the device. The process will also generate a netlist based on Abax primitives."
Jayaraman added that Tabula had enjoyed the benefit of building Stylus from the ground up. "There is an integrated cockpit featuring a tab based browser, with each tab giving a different view of the design."
Addressing security issues, Tabula is hosting the service on Tier 4 data centres, with each customer's data stored on different servers.
Meanwhile, Tabula has launched the ABAX 3PLD development kit, which features the ABAX A1EC04 3PLD. The development kit allows users to access Stylus software.

Author
Graham Pitcher

Supporting Information

Websites
http://www.tabula.com

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Hardened DSP blocks for FPGAs

Responding to the increasingly demanding task of designing floating point DSP ...

Fine pitch Cu bumps used

Altera says it is the first company to adopt TSMC's fine pitch copper bump ...

Four IDEs for Kinetis support

Freescale has named four tools as featured integrated development environments ...

Programmable platforms

Historically, developers of programmable logic devices – and, more latterly, ...

Interconnect: Polymer fibres

Fibre optics are good for transmitting high speed data across the Atlantic, but ...

Industrial electronics

The Carbon Trust has estimated that 40% of global electricity consumption is ...

NI Trend Watch 2014

This report from National Instruments summarises the latest trends in the ...

Mobile OS architecture trends

In this whitepaper, Intel describes its investigations in the trends of mobile ...

A better way to cloud

This whitepaper explores the factors around the shifts in cloud computing, and ...

Low profile UARTs

Exar has introduced two UARTs for the Intel Low Pin Count (LPC) motherboard bus.

High speed CAN transceivers

Looking to help system designers achieve compliance with stringent industrial ...

Modular power supplies

While engineers are increasingly looking to simplify power design, often by ...

Future World Symposium 2014

29th - 30th April 2014, Twickenham Stadium, London

Device Developers' Conference

20th May 2014, Holiday Inn, Bristol

Device Developers' Conference

22nd May 2014, Menzies Hotel, Cambridge

SN74LV1Txx logic devices

Support up/down translation modes and slash board space with TI's SN74LV1Txx ...

How to power Altera FPGAs

Watch this video to learn how to efficiently power Altera FPGAs.

DLP 0.45 WXGA chipset

Learn all about the features and benefits available to developers with the DLP ...

Smartwatches and Sir Clive

All the excitement about smartwatches brings to mind the Sinclair Wrist ...

You will buy a smartwatch

The announcement yesterday by Google that it is extending Android into the ...

Sony’s slide continues

Not so long ago, if you asked the legendary 'man in the street' which consumer ...

Neelie Kroes, EC Commissioner

"The objective is to ensure that the semiconductor industry in Europe has the ...

Andy Pease, QuickLogic

Andy Pease tells Caroline Hayes his company's focus on programmable logic in ...

Gregg Lowe, Freescale

Freescale's new ceo tells Graham Pitcher that, while he's not 'dancing' yet, ...