29 March 2011

Cadence launches first wide I/O memory controller IP solution

Cadence Design Systems has announced what it claims to be the industry's first licensable, wide I/O memory controller core. According to Cadence, the IP solution delivers 'pc like' performance to mobile applications such as smartphones and tablets.

It has been designed to enable up to four times the performance of conventional memory interfaces and includes optimisations such as traffic reordering and several low power.

Wide I/O, a memory interface standard in review at JEDEC, defines a 512bit wide interface to increase the bandwidth between memory and logic. The interface operates at a peak data transfer rate of 12.8GB/s, which is up to four times the performance of conventional low power memory solutions. The wide I/O interface allows low cost and low power connections between an application processor and the DRAM stacked on top of it. The result is a system that can achieve higher bandwidth with less power while also suitable for reduced pcb area and component height.

"We understand that customers not only need robust IP, but also require sophisticated technologies and methodologies for successful integration into a design," said Vishal Kapoor, pictured, vice president of marketing for the SoC Realization Group at Cadence. "The Denali acquisition has given us access to over a decade of experience in advanced memory and storage controller IP. When combined with our exceptional 3D IC technologies and services, we give mobile designers a holistic, proven approach to the development of differentiated SoCs that meet the unique space, performance and power requirements of mobile systems." According to Cadence, the IP is already in use by a high profile customer on two separate projects.

Designed to enable maximum system level performance, the wide I/O memory controller includes advanced algorithms to provide efficient data transfer and to schedule transactions. This, says Cadence, delivers 'unprecedented' sustained and peak performance for mobile applications. The IP has the capability of reordering traffic by monitoring system transactions and delineating between low priority and system critical tasks.

Author
Chris Shaw

Supporting Information

Websites
http://www.cadence.com

Companies
Cadence Design Systems (UK)Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Blu-ray successor in the works

Sony and Panasonic are working to develop a successor to Blu-ray discs.

SSDs set for record growth

Total worldwide shipments of solid state drives (SSDs) are expected to increase ...

Draft HMC spec released

The Hybrid Memory Cube Consortium (HMCC) has released the first draft of the ...

Avoid counterfeit electronics

It's been discussed and analysed for years, yet there does not seem to be an ...

Chips with everything – reloaded

The roadmap for MEMS predicts monolithic MEMS/CMOS integration, opening the ...

Probing questions: How to verify the ...

Most electronic devices use some form of ram, with sdram dominant in computers ...

F-RAM vs. BBSRAM

Ferroelectric random access memory (F-RAM) is among today's most advanced ...

Designing Application-Aware Networking ...

Freescale's PowerQUICC families of processors have long established themselves ...

Xilinx generic flash memory interface ...

This white paper shows how a generic flash memory interface can be combined ...

SuperSpeed usb 3.0 solution

Cypress Semiconductor has introduced what it claims to be the industry's first ...

Storage modules for industrial applications

Swissbit will present its industrial dram memory modules and Flash products ...

PCI Express mini card has dual eSATA ports

The new MPX-3132 from BVM is a high performance PCI Express mini card with two ...

TPL0102 Digital Potentiometer

Jan Pape reviews TI's newest Digital Potentiometer, the TPL0102. The TPL0102 is ...

DSP core and memory architecture ...

In a multicore SoC environment, memory efficiency is crucial for the system ...

TI's ddr3 register

This video will discuss TI's ddr3 register.

Keate Despain, Radisys

Keate Despain, senior director of product line marketing, Radisys, talks with ...

Glen Fawcett, Concurrent

Glen Fawcett, chief executive, Concurrent Technologies, talks with Chris Shaw

Claire Jeffreys, NEW

Claire Jeffreys, events director, National Electronics Week, talks with Chris ...