10 July 2012

Copper bottomed move ‘pushes the boundaries’ of on chip interconnect technology

In a move which it says 'pushes the boundaries' of interconnect technology, Applied Materials has released the Endura Amber physical vapour deposition system.

Leading edge chips feature complex, multilevel networks with more than 60 miles of copper wiring and as many as 10billion vertical connections between layers. In the future, interconnect structures will be narrower and deeper, making it more difficult for conventional technologies to fill the structure completely and reliably with copper. Applied's Amber copper reflow technology uses capillary action to draw deposited copper into the smallest features.
"The Endura Amber system delivers a breakthrough solution for scaling interconnects beyond the 20nm node, while maintaining good production yields," said Sundar Ramamurthy, general manager of Applied's Metal Deposition Products business unit.

Author
Graham Pitcher

Supporting Information

Websites
http://www.appliedmaterials.com

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Li-ion battery breakthrough

Rice University researchers have used ribbons of graphene to boost the ...

Microscopic Li-ion battery

Lithium-ion microbatteries the size of a grain of sand have been created by a ...

ST boosts rf front end process

Looking to meet growing demand for faster wireless broadband connections, ...

Battery revolution on the way?

Since the invention of the battery by Volta in the early days of the 19th ...

Atomic force microscopy

The microscope is one of science's oldest tools for examining nature, going ...

ASIC/SoC prototyping platforms

Time to market pressures and growing design complexity are steering SoC ...

Capactive sensing

This whitepaper looks at a number of capacitive sensing applications to ...

Altium's Innovation Station

An introduction to the Altium Innovation Station. It includes an overview of ...

Eclipse-based embedded IDE combines best of ...

Software development tools for embedded systems have evolved in an interesting ...

IBM tackles 22nm challenges

IBM has announced the semiconductor industry’s first computationally based ...

EStech 2013

24th - 25th June 2013, University of Westminser, UK

BEEAs 2013

24th October 2013, 8 Northumberland, London

Wi-Fi for gesture recognition

Researchers at the University of Washington have found a way to detect and ...

AFEs for photometry

TI's AFE4400 and AFE4490 families of AFEs for photometry.

Next gen plastic electronics

A new generation of cheap, lightweight plastic electronic technology that does ...

Top tech trends for 2013

Bee Thakore, European technical marketing manager for element14, gives an ...

Breaking the euv log jam

Lithography is probably the biggest challenge facing those developing next ...

Exploiting graphene research

Graphene is generally accepted to be the 'wonder material' in waiting; set to ...

Brent Hudson, Sagentia

Sagentia's ceo tells Graham Pitcher how the consulting company is anticipating ...

Prof Donal Bradley, Imperial

Graham Pitcher talks to a researcher who was 'there at the start' of the ...

Geoff Halls, Roke Manor

Roke Manor continues to be a world leader in communications research, but ...