comment on this article

Cadence tests IP on TSMC’s 28nm processes

Cadence has made a successful test of its DDR4 sdram PHY and memory controller design intellectual property, proving the technology in silicon manufactured on TSMC's 28HPM and 28HP processes.

"We are excited to be the first to offer silicon proven DDR4 memory controller and PHY IP that will enable our customers to exceed performance and power requirements in their next generation SoCs with reduced risk," said Marc Greenberg, director of product marketing with Cadence's SoC realisation group.
The IP family includes a high speed DDR4 PHY that exceeds the data rates specified in the DDR-2400 draft, while offering interoperability with current DDR3 and DDR3L standards. Also proven in the test chip is a low power digital mobile PHY.

Author
Graham Pitcher

Comment on this article


This material is protected by Findlay Media copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

Enjoy this story? People who read this article also read...

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

FSI image sensors

Toshiba Electronics Europe has added two new devices to its cmos image sensor ...

By any other name...

In the mid 1990s, when programmable logic devices – the forebears of today's ...

Synopsys buys Magma

Magma has been nipping at the heels of the leading eda companies for some time, ...