04 May 2011

Cadence takes next step on EDA360 odyssey

One year after launching its EDA360 strategy, Cadence has taken what it calls the next step, with the launch of the System Development Suite, a package of four tightly coupled platforms addressing hardware/software codesign.

Mikhal Siwinski, pictured, senior director of product management for system realisation, said the goal of the package was to reduce system integration time by up to 50% and to speed time to market for next generation chip designs. "It's another step towards EDA360," he claimed, "but we are still taking baby steps. We have extended verification to the system level, but it's still not enough."
Claiming that conversations with customers had been at a 'different level' since the announcement of EDA360, Siwinski said two things had become clear: shrinking market windows; and the effect of revenue losses from missing the market. Being six months late in a fast moving market could see revenue cut by $50million, he believed. On top of that, software costs at the 22nm node are likely to push the project cost beyond $120m. He gave the example of the booming tablet market. "At CES in January 2011, there were 102 new tablets announced. But only a handful are shipping after four months and only one will be profitable."
This is seen as a failing from the eda point of view. "EDA has focused on hardware implementation," he admitted. "But software development has little automation, so it's a people cost. And hardware and software are not connected. While there are things you can do in system design, the main issue is the disconnect between hardware and software design."
The four elements in the System Development Suite are: the virtual system platform; the rapid prototyping platform; the incisive verification platform; and the verification computing platform.
Siwinski said the technology, which has been developed internally at Cadence, allows users to work in the same environment. "They use the same debug and have the same analysis," he claimed. "The barriers between technologies have been removed."
Features of the package include integrated multicore hardware/software debug, early device platform creation and tight connection to the RTL flow.
Siwinski admitted the hardware/software codesign problem was nothing new. "But previous solutions have been proprietary or point based. Our strategy is to be open, scalable and connected," he concluded.

Author
Graham Pitcher

Supporting Information

Websites
http://www.cadence.com

Companies
Cadence Design Systems Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Hardened DSP blocks for FPGAs

Responding to the increasingly demanding task of designing floating point DSP ...

Fine pitch Cu bumps used

Altera says it is the first company to adopt TSMC's fine pitch copper bump ...

Cadence buys Jasper for $170m

In a move which is likely to strengthen its verification portfolio, Cadence is ...

Focus: Automotive electronics

Magnetic position sensors have been favoured by automotive design engineers ...

Overcoming EV range anxiety

Electric vehicles on general sale today offer adequate ranges for tasks such as ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Power electronics in EVs

This whitepaper presents a review of power electronics systems in electric ...

NI Trend Watch 2014

This report from National Instruments summarises the latest trends in the ...

EV power electronics

This whitepaper from Altera describes the benefits of using fpga based control ...

Low profile UARTs

Exar has introduced two UARTs for the Intel Low Pin Count (LPC) motherboard bus.

Automotive gate drive ic

International Rectifier's latest gate drive ic is designed to shrink system ...

Brushed dc motor driver ics

Toshiba Electronics Europe has added to its line up of brushed dc motor drivers ...

Future World Symposium 2014

29th - 30th April 2014, Twickenham Stadium, London

Device Developers' Conference

20th May 2014, Holiday Inn, Bristol

Device Developers' Conference

22nd May 2014, Menzies Hotel, Cambridge

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

Wireless automotive charging

Qi wireless charging for automotive.

TDA2x SoC for ADAS Pt.3

Learn more about how the TDA2x SoC enables surround view applications in ADAS.

Smartwatches and Sir Clive

All the excitement about smartwatches brings to mind the Sinclair Wrist ...

You will buy a smartwatch

The announcement yesterday by Google that it is extending Android into the ...

Are driverless cars necessary?

With the new Formula 1 season kicking off this month and the Geneva Motor Show ...

Neelie Kroes, EC Commissioner

"The objective is to ensure that the semiconductor industry in Europe has the ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...

Gregg Lowe, Freescale

Freescale's new ceo tells Graham Pitcher that, while he's not 'dancing' yet, ...