comment on this article

Cadence takes next step on EDA360 odyssey

Cadence launches system development suite as part of its EDA360 strategy

One year after launching its EDA360 strategy, Cadence has taken what it calls the next step, with the launch of the System Development Suite, a package of four tightly coupled platforms addressing hardware/software codesign.

Mikhal Siwinski, pictured, senior director of product management for system realisation, said the goal of the package was to reduce system integration time by up to 50% and to speed time to market for next generation chip designs. "It's another step towards EDA360," he claimed, "but we are still taking baby steps. We have extended verification to the system level, but it's still not enough."
Claiming that conversations with customers had been at a 'different level' since the announcement of EDA360, Siwinski said two things had become clear: shrinking market windows; and the effect of revenue losses from missing the market. Being six months late in a fast moving market could see revenue cut by $50million, he believed. On top of that, software costs at the 22nm node are likely to push the project cost beyond $120m. He gave the example of the booming tablet market. "At CES in January 2011, there were 102 new tablets announced. But only a handful are shipping after four months and only one will be profitable."
This is seen as a failing from the eda point of view. "EDA has focused on hardware implementation," he admitted. "But software development has little automation, so it's a people cost. And hardware and software are not connected. While there are things you can do in system design, the main issue is the disconnect between hardware and software design."
The four elements in the System Development Suite are: the virtual system platform; the rapid prototyping platform; the incisive verification platform; and the verification computing platform.
Siwinski said the technology, which has been developed internally at Cadence, allows users to work in the same environment. "They use the same debug and have the same analysis," he claimed. "The barriers between technologies have been removed."
Features of the package include integrated multicore hardware/software debug, early device platform creation and tight connection to the RTL flow.
Siwinski admitted the hardware/software codesign problem was nothing new. "But previous solutions have been proprietary or point based. Our strategy is to be open, scalable and connected," he concluded.

Author
Graham Pitcher

Comment on this article


This material is protected by Findlay Media copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

Enjoy this story? People who read this article also read...

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Powering EV change

More well known car brands are introducing electric vehicles and plug in ...

NI Trend Watch 2014

This report from National Instruments summarises the latest trends in the ...

EV power electronics

This whitepaper from Altera describes the benefits of using fpga based control ...

Innovate UK

Innovate UK is holding a two day event at Old Billingsgate, London between ...

ES LIVE 2015

Taking place on 14th May at the Madejski Stadium in Reading, Electronics ...

Powering wearables

A fresh batch of growth predictions on wearables has once again highlighted the ...