09 February 2010

Cadence releases latest version of EDI system

Cadence has released version 9.1 of its Encounter Digital Implementation (EDI) System. Expanded features in the software are said to answer calls for better productivity when developing complex SoCs on leading edge process nodes.

"Semiconductor leaders and ecosystem partners provide us with early insight into emerging challenges and this collaboration is exactly what allows us to get ahead of the curve," claimed David Desharnais, Cadence's group director of design, implementation and verification product management.

According to the company, EDI System 9.1 removes the challenges to design productivity through innovative design exploration capabilities. By combining automatic floorplan synthesis, data abstraction modelling and concurrent macro and standard cell placement, users can quickly find and implement the optimal physical architecture of a chip.

Author
Graham Pitcher

Supporting Information

Websites
http://www.cadence.com

Companies
Cadence

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Green light for FinFET flow

EDA software vendor Synopsys has announced that its Galaxy design flow has been ...

Four IDEs for Kinetis support

Freescale has named four tools as featured integrated development environments ...

ARM Compilers based on LLVM

ARM's future compilers will be built on the LLVM open source framework, the ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Software tools: Cost vs. value

Depending upon who you talk to and the scale of the design, software ...

ECAD and MCAD crossover

At an industry event late in 2013, the speaker asked all mechanical engineers ...

SoCs for embedded systems

This whitepaper discusses Altera's programmable SoC approach to ARM based ...

KeyStone software

This whitepaper explores how Texas Instruments' KeyStone multicore SoCs offload ...

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

Embedded software solution

Digia announced a major upgrade to its Qt Enterprise Embedded solution at ...

C-RUN analysis tool

IAR Systems used Embedded World to launch C-RUN - its fully integrated runtime ...

Low power PSoC 1 family

Adding to its PSoC 1 programmable SoC family, Cypress Semiconductor has ...

Device Developers' Conference

20th May 2014, Holiday Inn, Bristol

Device Developers' Conference

22nd May 2014, Menzies Hotel, Cambridge

Device Developers' Conference

3rd June 2014, Cheadle House, Manchester

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

LightCrafter software upgrade

This video explains the steps needed to perform an upgrade of the LightCrafter ...

Altium design secret 19

Output Job Files enable repeatable, pre-configured generation of fabrication, ...

The Heartbleed glitch

Last week we were awakened to the news of a new software 'glitch' called ...

By any other name...

In the mid 1990s, when programmable logic devices – the forebears of today's ...

Cadence targets IP leadership

In a report from December 2012's IPSoC conference in Grenoble, Louise Joselyn ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...

Andreas Pabinger, Wind River

Three years ago, Wind River Systems – developer of the VxWorks real time ...

Cyrille Comar, AdaCore Europe

Cyrille Comar, co founder and managing director of AdaCore Europe, speaks to ...