09 February 2010

Cadence releases latest version of EDI system

Cadence has released version 9.1 of its Encounter Digital Implementation (EDI) System. Expanded features in the software are said to answer calls for better productivity when developing complex SoCs on leading edge process nodes.

"Semiconductor leaders and ecosystem partners provide us with early insight into emerging challenges and this collaboration is exactly what allows us to get ahead of the curve," claimed David Desharnais, Cadence's group director of design, implementation and verification product management.

According to the company, EDI System 9.1 removes the challenges to design productivity through innovative design exploration capabilities. By combining automatic floorplan synthesis, data abstraction modelling and concurrent macro and standard cell placement, users can quickly find and implement the optimal physical architecture of a chip.

Author
Graham Pitcher

Supporting Information

Websites
http://www.cadence.com

Companies
Cadence

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?

Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

 

Related Articles

Quad dsp core audio SoC

Looking to help companies differentiate their products in an increasingly ...

Feabhas gets OK from ARM

Embedded training specialist Feabhas has been appointed an ARM Approved ...

Cadence upgrades verification

Cadence Design Systems has unveiled a new in circuit acceleration approach for ...

Putting a trace on bugs

When developers start a new microprocessor based project, they are faced with a ...

Ecosystem extends abilities

Operating systems can be a major source of stress for embedded design ...

Unlocking the code

Releasing a product with bugs is potentially very expensive, especially when ...

High speed board design

Istvan Nagy, electronics design engineer at Blue Chip Technology, a leading UK ...

Software development paper

The white paper illustrates, by way of a practical example, how a modular ...

Finding concurrency errors

This whitepaper describes common concurrency pitfalls and explains how static ...

High speed metasimulator

The High Sigma Monte Carlo (HSMC) metasimulator from Solido Design Automation ...

Embedded World: Altera

Altera will showcase a suite of embedded fpga solutions at Embedded World 2012 ...

Add in extensions

Agilent Technologies has announced a product enhancement designed to help ...

MCU Solutions Summit 2012

18 September, Southern UK (tbc) 20 September, Manchester

Altium design secret one

If you've ever reviewed a hard copy of a design, schematic or pcb, you've ...

Booster pack for MSP430

The Audio Capacitive Touch BoosterPack (430BOOST-C55AUDIO1) is a plug in board ...

C5000 software overview

The Audio Capacitive Touch BoosterPack (430BOOST-C55AUDIO1) is a plug in board ...

Patent trolls

Not only has the world become more litigious, it also seems to place more value ...

The eco cloudy system thing...

One of the bothersome aspects of coming to grips with new, popular shifts in ...

Software developers' lives

A friend once asked me what software developers do when they're not creating ...

Cyrille Comar, AdaCore Europe

Cyrille Comar, co founder and managing director of AdaCore Europe, speaks to ...

Martin Harris, Altium

Chris Shaw asks Martin Harris about the latest developments at Altium

Herbert Truppe interview

Herbert Truppe, director, Product Management & Application, ...