12 December 2012

ARM, Altera collaborate on SoC design tools

Altera and ARM have jointly developed an embedded software development toolkit that brings adaptive debug capabilities to those designing with Altera's SoC devices, such as the Cyclone V SoC.

Called the ARM Development Studio 5 Altera Edition, the toolkit is designed to remove the debugging barrier between the integrated dual core ARM cpu subsystem in Altera SoCs and the fpga fabric.

By combining a multicore ARM debugger with the ability to adapt to the fpga logic, the toolkit provides embedded software developers with what the companies call an 'unprecedented level' of visibility and control.

Chris Balough, pictured, senior director of embedded processing marketing with Altera, said: "The collaboration has been underway for a year and it's the first time that ARM has done a vendor specific toolkit based on DS5. While the normal price for DS5 starts at $6000, the Altera version will be available for less than $1000. These are solid tools that solve a clear problem."

The move has been made in response to the growing amount of time which developers spend in debug; Balough suggested that debug now represents 70% of the design cycle for devices such as Cyclone V SoC. Debug is made harder by device complexity. "There are around 4000 wires connecting the cpu subsystem with the fpga," said Balough.

ARM's Javier Orensanz, marketing manager for the system design division, believed the two companies had 'done a good job' in integrating debug and trace interfaces. "Trace and cross triggering will be available on the boundary between the cpu and fpga," he asserted. "Customers will want to implement a lot of memory mapped peripherals in the fpga and will expect the debug tools for the cpu and fpga to work together. If we don't innovate, they will be faced with a real barrier."

He noted that debug becomes more complicated with an fpga because the hardware changes. "The work we've done means customers can export peripheral definitions and get visibility of the design loaded on the fpga."

Balough concluded: "Altera is excited about putting this tool into our customers' hands. It's the kind of tool that engineering managers will want and this aggressive approach to pricing will make sure that nobody gets left out."

Author
Graham Pitcher

Supporting Information

Websites
http://www.altera.com
http://www.arm.com

Companies
Altera UK Ltd
ARM Ltd

This material is protected by Findlay Media copyright
See Terms and Conditions.
One-off usage is permitted but bulk copying is not.
For multiple copies contact the sales team.

Do you have any comments about this article?


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Hardened DSP blocks for FPGAs

Responding to the increasingly demanding task of designing floating point DSP ...

Fine pitch Cu bumps used

Altera says it is the first company to adopt TSMC's fine pitch copper bump ...

Cadence buys Jasper for $170m

In a move which is likely to strengthen its verification portfolio, Cadence is ...

Programmable platforms

Historically, developers of programmable logic devices – and, more latterly, ...

ASICs come into the mix

ASICs, we have been told over the last few years, are the preserve of the rich. ...

Interconnect: Polymer fibres

Fibre optics are good for transmitting high speed data across the Atlantic, but ...

NI Trend Watch 2014

This report from National Instruments summarises the latest trends in the ...

SoCs for embedded systems

This whitepaper discusses Altera's programmable SoC approach to ARM based ...

SoC challenges

This whitepaper explores an advanced motor drive or inverter application to ...

Low profile UARTs

Exar has introduced two UARTs for the Intel Low Pin Count (LPC) motherboard bus.

High speed CAN transceivers

Looking to help system designers achieve compliance with stringent industrial ...

Modular power supplies

While engineers are increasingly looking to simplify power design, often by ...

Future World Symposium 2014

29th - 30th April 2014, Twickenham Stadium, London

Device Developers' Conference

20th May 2014, Holiday Inn, Bristol

Device Developers' Conference

22nd May 2014, Menzies Hotel, Cambridge

Class 0.1 metering SoC

Discover TI's Class 0.1, metering System-On-Chip Evaluation Boards: ...

SN74LV1Txx logic devices

Support up/down translation modes and slash board space with TI's SN74LV1Txx ...

How to power Altera FPGAs

Watch this video to learn how to efficiently power Altera FPGAs.

Smartwatches and Sir Clive

All the excitement about smartwatches brings to mind the Sinclair Wrist ...

You will buy a smartwatch

The announcement yesterday by Google that it is extending Android into the ...

Sony’s slide continues

Not so long ago, if you asked the legendary 'man in the street' which consumer ...

Neelie Kroes, EC Commissioner

"The objective is to ensure that the semiconductor industry in Europe has the ...

Andy Pease, QuickLogic

Andy Pease tells Caroline Hayes his company's focus on programmable logic in ...

Dr Chris Rowen, Tensilica

Dr Chris Rowen tells Caroline Hayes why he is excited about the Cadence ...