comment on this article

Achronix shipping fpgas made on Intel’s 22nm Tri-Gate process

Achronix' Speedster22i HD1000 fpga

Achronix is shipping the Speedster22i HD1000 fpga to customers. The device, built on Intel's 22nm 3d Tri-Gate process, is said to consume half the power and to be half the cost of competitive high end fpgas aimed at high bandwidth applications.

"Speedster22i fpgas address the high bandwidth and low latency requirements of high performance wireline, test and high performance computing applications," said Robert Blake, Achronix' president and ceo. "The embedded hard IP blocks not only simplify design of high bandwidth applications, but also reduce dramatically the power and cost of the end solution."

The HD1000, the first member of the Speedster22i family, features more than 1million effective look up tables (LUTs), consisting of 700,000 programmable LUTs and 300,000 LUTs catering for fixed function hardened IP. The device also integrates 86Mbit of ram, 960 programmable I/O and 64 lanes of 12.75Gbit/s serdes.

"We are very excited to have Achronix as our first custom foundry customer," said Sunit Rikhi, vice president of Intel's Technology and Manufacturing Group. "The delivery of the first Speedster 22i fpgas is an important milestone in a multiyear strategic relationship with Achronix."

Engineering samples of the Speedster22i HD1000 are now available and a development kit is also available. According to Achronix, the next device in the family – the HD680P – is supported by the development kit and will be available in Q2 2013.

Author
Graham Pitcher

Comment on this article


This material is protected by Findlay Media copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

Enjoy this story? People who read this article also read...

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

A companion for ASICs

Lattice Semiconductor has unveiled the ECP5 family of FPGAs, designed for use ...

LED Reference Design

The XMOS LED Reference Design is an Ethernet-based system featuring daisychains ...

FPGAs come of age

Programmable logic devices have a range of aliases, but whatever you call them, ...

Claire Jeffreys, NEW

Claire Jeffreys, events director, National Electronics Week, talks with Chris ...