comment on this article

A/D converter achieves record low power consumption of 1.7mW

Utra low power (1.7mW) high resolution (11bit) pipelined SAR A/d converter with a sampling speed of 250MS/s developed by imec and Renesas Electronics

Renesas Electronics and imec have developed a prototype of the world's first 11bit 250MS/s successive approximation register (SAR) a/d converter, achieving a record low power consumption of 1.7mW.

The device targets wireless receivers for next generation high bandwidth standards such as LTE advanced and the emerging generation of Wi-Fi (IEEE802.11ac). SAR a/d converters are suitable for a variety of wireless applications as they provide high power efficiencies and a small form factor. They are frequently the preferred architecture for applications with moderate resolution and sampling frequencies. However, wireless receivers for next generation high bandwidth standards such as LTE advanced and the new generations of Wi-Fi require much faster a/d converters. According to Renesas and imec, the newly developed architecture addresses this need.

The device is an ultra low power (1.7mW) high resolution (11b) fully dynamic, two step interleaved pipelined SAR a/d converter achieving a record power efficiency of 10fJoule per conversion step at a sampling speed as high as 250MS/s. Renesas and imec describe this as a 'spectacular increase of the speed and sampling frequency, which are both an order of magnitude better than state of the art available a/d converter IP blocks'.

The result has been achieved with a new converter architecture based on prior a/d converter designs from imec which exploit modern advanced cmos technologies. The design uses completely dynamic circuits, so that the power consumption scales linearly with the sampling frequency and is implemented with a maximum amount of digital content, leaving the comparator as the only analogue building block.

The prototype has been manufactured in 40nm cmos with a core chip area of 0.066mm2. Measurements show a DNL and INL of 0.8/-0.5 and 1.1/-1.5 LSB respectively. The dynamic performance is characterised by 62dB SNDR (10.0 ENOB) at 10MS/s, which is maintained up to 9.5ENOB level for a sampling speed of up to 250MS/s. The power consumption is 6.9pJoule per conversion (70µWatt at 10MS/s, 1.7mW at 250MS/s), resulting in an energy efficiency of 7 to 10fJoule per conversion-step.

Author
Chris Shaw

Comment on this article


This material is protected by Findlay Media copyright See Terms and Conditions. One-off usage is permitted but bulk copying is not. For multiple copies contact the sales team.

Enjoy this story? People who read this article also read...

What you think about this article:


Add your comments

Name
 
Email
 
Comments
 

Your comments/feedback may be edited prior to publishing. Not all entries will be published.
Please view our Terms and Conditions before leaving a comment.

Related Articles

Adding audio

This whitepaper from SiLabs tells you how to add class D audio to embedded ...

Octal logic devices

Diodes has expanded its low voltage CMOS logic family to include thirteen new ...